{"id":"https://openalex.org/W1981662161","doi":"https://doi.org/10.1109/tcad.2014.2363387","title":"Software-Based Self-Test for Small Caches in Microprocessors","display_name":"Software-Based Self-Test for Small Caches in Microprocessors","publication_year":2014,"publication_date":"2014-10-16","ids":{"openalex":"https://openalex.org/W1981662161","doi":"https://doi.org/10.1109/tcad.2014.2363387","mag":"1981662161"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2363387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2363387","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045551074","display_name":"\u0393\u03b5\u03ce\u03c1\u03b3\u03b9\u03bf\u03c2 \u0398\u03b5\u03bf\u03b4\u03ce\u03c1\u03bf\u03c5","orcid":"https://orcid.org/0000-0001-5413-2189"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Georgios Theodorou","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications; University of Athens; Athens Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications; University of Athens; Athens Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004548184","display_name":"N. Kranitis","orcid":"https://orcid.org/0000-0002-0521-4433"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nektarios Kranitis","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications; University of Athens; Athens Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications; University of Athens; Athens Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087973205","display_name":"A. Paschalis","orcid":"https://orcid.org/0000-0002-6236-4227"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonis Paschalis","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications; University of Athens; Athens Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications; University of Athens; Athens Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris Gizopoulos","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens, Athens, Greece","Department of Informatics & Telecommunications; University of Athens; Athens Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications; University of Athens; Athens Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045551074"],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":2.4518,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.88531134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"33","issue":"12","first_page":"1991","last_page":"2004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.8520540595054626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8324812650680542},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7344628572463989},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6235142946243286},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5181028246879578},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.46466171741485596},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4273010492324829},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40352141857147217},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38957124948501587},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.14630913734436035},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14589259028434753}],"concepts":[{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.8520540595054626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8324812650680542},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7344628572463989},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6235142946243286},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5181028246879578},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.46466171741485596},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4273010492324829},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40352141857147217},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38957124948501587},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.14630913734436035},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14589259028434753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2363387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2363387","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1724963744","https://openalex.org/W1891950198","https://openalex.org/W1965015817","https://openalex.org/W1968989269","https://openalex.org/W2066121188","https://openalex.org/W2092919507","https://openalex.org/W2095641931","https://openalex.org/W2096164234","https://openalex.org/W2106770911","https://openalex.org/W2110637318","https://openalex.org/W2113054467","https://openalex.org/W2117301903","https://openalex.org/W2117531486","https://openalex.org/W2130018598","https://openalex.org/W2131517804","https://openalex.org/W2131939224","https://openalex.org/W2135784215","https://openalex.org/W2143535677","https://openalex.org/W2152640154","https://openalex.org/W2154237597","https://openalex.org/W2156272194","https://openalex.org/W2160252726","https://openalex.org/W2162696040","https://openalex.org/W2162736794","https://openalex.org/W2537456650","https://openalex.org/W3085438223","https://openalex.org/W4231050950","https://openalex.org/W6674676577","https://openalex.org/W6677486673","https://openalex.org/W6783202802"],"related_works":["https://openalex.org/W2064611798","https://openalex.org/W189970040","https://openalex.org/W1491189730","https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2737587281","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W2392239432"],"abstract_inverted_index":{"Nowadays,":[0],"on-line":[1,53,105,179],"testing":[2,16,106],"is":[3,46,75,102,203],"essential":[4],"for":[5,52,77,104,150,178,244,251,259,265],"modern":[6,140],"microprocessors":[7],"to":[8,82,120,145,242,249,257,263,269],"detect":[9],"latent":[10],"defects":[11],"that":[12,117,139,175,227,272],"either":[13],"escape":[14],"manufacturing":[15],"or":[17,90,123],"appear":[18],"during":[19],"system":[20,79],"operation.":[21],"Small":[22],"memories,":[23,128],"such":[24,61,127,231],"as":[25],"L1":[26,65,88,211,246,254],"caches":[27,66],"and":[28,49,57,67,160,164,196,209,214,217,261],"translation":[29],"lookaside":[30],"buffers":[31],"(TLBs)":[32],"are":[33,69,118,176],"not":[34,274],"usually":[35],"equipped":[36],"with":[37],"memory":[38,199],"built-in":[39],"self-test":[40,44],"(MBIST)":[41],"hardware.":[42],"Software-based":[43],"(SBST)":[45],"a":[47,235],"flexible":[48],"low-cost":[50],"solution":[51],"March":[54],"test":[55,183,194,239],"application":[56],"error":[58],"detection":[59],"in":[60,111],"small":[62,70,108,198],"memories.":[63],"Although,":[64],"TLBs":[68],"components,":[71],"their":[72],"reliable":[73],"operation":[74,125],"crucial":[76,177],"the":[78,83,121,129,169,193,207,215,228,252],"performance":[80,162],"due":[81,119],"large":[84],"penalties":[85],"caused":[86],"when":[87,267],"cache":[89,109,148,157,212],"TLB":[91,219],"misses":[92],"occur.":[93],"In":[94],"this":[95],"paper,":[96],"an":[97],"SBST":[98,131,171,270],"program":[99],"development":[100],"methodology":[101,132,172,202],"proposed":[103,130,170],"of":[107,126,192,221,230,238,278],"memories":[110],"microprocessors.":[112],"To":[113],"overcome":[114],"testability":[115],"challenges":[116],"\u201chidden\u201d":[122],"implicit":[124],"exploits:":[133],"1)":[134],"existing":[135],"special":[136],"purpose":[137],"instructions":[138,159,233],"instruction":[141,208,216,245],"set":[142],"architectures":[143],"implement":[144],"access":[146,158],"these":[147,276],"arrays":[149,213,220],"debug-diagnostic":[151],"(DD)":[152],"purposes,":[153],"termed":[154],"hereafter":[155],"direct":[156],"2)":[161],"monitoring":[163],"trap":[165],"handling":[166],"mechanisms.":[167],"Besides,":[168],"combines":[173],"features":[174],"testing:":[180],"a)":[181],"compact":[182],"validation;":[184],"b)":[185],"simplified":[186],"coding":[187],"style;":[188],"c)":[189],"low":[190],"invasiveness":[191],"program;":[195],"d)":[197],"footprint.":[200],"The":[201],"comprehensively":[204],"demonstrated":[205],"on":[206],"data":[210,218,253],"OpenSPARC":[222],"T1.":[223],"Experimental":[224],"results":[225],"show":[226],"exploitation":[229],"DD":[232],"has":[234],"significant":[236],"improvement":[237],"time":[240],"(up":[241],"86%":[243],"cache,":[247,255],"up":[248,256,262],"87%":[250],"37%":[258],"D-TLB,":[260],"91%":[264],"I-TLB)":[266],"compared":[268],"solutions":[271],"do":[273],"utilize":[275],"types":[277],"instructions.":[279]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}