{"id":"https://openalex.org/W2054835352","doi":"https://doi.org/10.1109/tcad.2014.2336216","title":"Design-for-Manufacturability Assessment for Integrated Circuits Using RADAR","display_name":"Design-for-Manufacturability Assessment for Integrated Circuits Using RADAR","publication_year":2014,"publication_date":"2014-09-17","ids":{"openalex":"https://openalex.org/W2054835352","doi":"https://doi.org/10.1109/tcad.2014.2336216","mag":"2054835352"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2336216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2336216","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035594701","display_name":"Wing Chiu Tam","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wing Chiu Tam","raw_affiliation_strings":["Advanced Test Chip Laboratory of the Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Test Chip Laboratory of the Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039038157","display_name":"R. D. Blanton","orcid":"https://orcid.org/0000-0001-6108-2925"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shawn Blanton","raw_affiliation_strings":["Advanced Test Chip Laboratory of the Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Test Chip Laboratory of the Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035594701"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.8373,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77354788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"33","issue":"10","first_page":"1559","last_page":"1572"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9827715158462524},{"id":"https://openalex.org/keywords/radar","display_name":"Radar","score":0.5633305907249451},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5598809123039246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5137156248092651},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4858655333518982},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.42475542426109314},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4200665354728699},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3956284523010254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3243049681186676},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10704949498176575},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07548189163208008}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9827715158462524},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.5633305907249451},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5598809123039246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5137156248092651},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4858655333518982},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.42475542426109314},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4200665354728699},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3956284523010254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3243049681186676},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10704949498176575},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07548189163208008},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2336216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2336216","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6037146307","display_name":null,"funder_award_id":"0916828","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W35356053","https://openalex.org/W121760007","https://openalex.org/W1601795611","https://openalex.org/W1967088554","https://openalex.org/W1986941465","https://openalex.org/W1994432930","https://openalex.org/W2094773987","https://openalex.org/W2095725913","https://openalex.org/W2103776047","https://openalex.org/W2110748353","https://openalex.org/W2122132511","https://openalex.org/W2123554048","https://openalex.org/W2126693329","https://openalex.org/W2128294987","https://openalex.org/W2131277840","https://openalex.org/W2147068791","https://openalex.org/W2152406824","https://openalex.org/W2152489029","https://openalex.org/W2156134515","https://openalex.org/W2162464888","https://openalex.org/W2164768227","https://openalex.org/W2168744085","https://openalex.org/W2170602543","https://openalex.org/W4237606985","https://openalex.org/W4238477281","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W2094969048","https://openalex.org/W994558755","https://openalex.org/W2744643496","https://openalex.org/W2048419807","https://openalex.org/W1974416117","https://openalex.org/W2357721494","https://openalex.org/W2375792528","https://openalex.org/W2168458994","https://openalex.org/W2036121598","https://openalex.org/W2066520203"],"abstract_inverted_index":{"Design":[0],"for":[1,22,134],"manufacturability":[2],"(DFM)":[3],"is":[4,20,75,118],"essential":[5],"because":[6],"of":[7,57,71,95,115],"the":[8,26,44,69,78,109],"formidable":[9],"challenges":[10],"encountered":[11],"in":[12,46],"nano-scale":[13],"integrated":[14],"circuit":[15],"(IC)":[16],"fabrication.":[17],"Unfortunately,":[18],"it":[19],"difficult":[21],"designers":[23],"to":[24,35,42,66,77,89,129],"understand":[25],"cost-benefit":[27],"tradeoff":[28],"when":[29],"tuning":[30],"their":[31],"design":[32],"through":[33],"DFM":[34,72,97,136],"achieve":[36],"better":[37],"manufacturability.":[38],"This":[39],"paper":[40],"attempts":[41],"assist":[43],"designer":[45],"meeting":[47],"this":[48],"challenge":[49],"by":[50],"providing":[51],"a":[52,82,104],"methodology,":[53],"called":[54],"rule":[55],"assessment":[56],"defect-affected":[58],"regions":[59],"(RADAR),":[60],"which":[61],"uses":[62],"failing-IC":[63],"diagnosis":[64],"results":[65],"systematically":[67],"evaluate":[68],"effectiveness":[70],"rules.":[73,111],"RADAR":[74,128],"applied":[76],"fail":[79],"data":[80],"from":[81],"90":[83],"nm":[84],"Nvidia":[85],"graphics":[86],"processing":[87],"unit":[88],"demonstrate":[90],"its":[91],"viability.":[92],"Specifically,":[93],"evaluation":[94],"various":[96],"rules":[98,102],"revealed":[99],"that":[100],"via-enclosure":[101],"play":[103],"more":[105],"important":[106],"role":[107],"than":[108],"density-related":[110],"The":[112],"yield":[113],"impact":[114],"resolving":[116],"violations":[117],"also":[119],"quantified.":[120],"In":[121],"addition,":[122],"comprehensive":[123],"simulation":[124],"experiments":[125],"have":[126],"shown":[127],"be":[130],"accurate":[131],"and":[132],"effective":[133],"performing":[135],"evaluation.":[137]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}