{"id":"https://openalex.org/W1981504678","doi":"https://doi.org/10.1109/tcad.2014.2334301","title":"Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection","display_name":"Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection","publication_year":2014,"publication_date":"2014-09-17","ids":{"openalex":"https://openalex.org/W1981504678","doi":"https://doi.org/10.1109/tcad.2014.2334301","mag":"1981504678"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2334301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2334301","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043891822","display_name":"David C. Lin","orcid":"https://orcid.org/0000-0003-4492-0944"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Lin","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004764940","display_name":"Ted Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ted Hong","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101989053","display_name":"Yanjing Li","orcid":"https://orcid.org/0000-0003-0124-0463"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanjing Li","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037024356","display_name":"S. Eswaran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eswaran S","raw_affiliation_strings":["Freescale Semiconductor, Noida, India","Freescale Semiconductor Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Noida, India","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059709921","display_name":"Sharad Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sharad Kumar","raw_affiliation_strings":["Freescale Semiconductor, Noida, India","Freescale Semiconductor Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Noida, India","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036666925","display_name":"Farzan Fallah","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farzan Fallah","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112619956","display_name":"Nagib Hakim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagib Hakim","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085112010","display_name":"Donald S. Gardner","orcid":"https://orcid.org/0000-0002-4886-8031"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald S. Gardner","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Department of Computer Science, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.7653,"has_fulltext":false,"cited_by_count":61,"citation_normalized_percentile":{"value":0.95434673,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"33","issue":"10","first_page":"1573","last_page":"1590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7954111099243164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7083497047424316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5952577590942383},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5254016518592834},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4842488467693329},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.456644743680954},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4458414912223816},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4289359450340271},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42643308639526367},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2920418977737427},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10693594813346863},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06776466965675354}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7954111099243164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7083497047424316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5952577590942383},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5254016518592834},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4842488467693329},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.456644743680954},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4458414912223816},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4289359450340271},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42643308639526367},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2920418977737427},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10693594813346863},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06776466965675354},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2334301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2334301","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":69,"referenced_works":["https://openalex.org/W206267258","https://openalex.org/W298612178","https://openalex.org/W1500570021","https://openalex.org/W1534967306","https://openalex.org/W1544582518","https://openalex.org/W1598765856","https://openalex.org/W1757057169","https://openalex.org/W1772618440","https://openalex.org/W1891950198","https://openalex.org/W1983320508","https://openalex.org/W1994573764","https://openalex.org/W2009653580","https://openalex.org/W2020584063","https://openalex.org/W2023408771","https://openalex.org/W2024436253","https://openalex.org/W2035109781","https://openalex.org/W2053578304","https://openalex.org/W2054491179","https://openalex.org/W2066462613","https://openalex.org/W2090692734","https://openalex.org/W2098178883","https://openalex.org/W2098771792","https://openalex.org/W2102606870","https://openalex.org/W2104536586","https://openalex.org/W2110868591","https://openalex.org/W2110908283","https://openalex.org/W2110919407","https://openalex.org/W2111785162","https://openalex.org/W2114179668","https://openalex.org/W2120263045","https://openalex.org/W2126900578","https://openalex.org/W2130189691","https://openalex.org/W2130433275","https://openalex.org/W2133218998","https://openalex.org/W2134643952","https://openalex.org/W2136867796","https://openalex.org/W2143505582","https://openalex.org/W2144984544","https://openalex.org/W2147524308","https://openalex.org/W2148677962","https://openalex.org/W2148960378","https://openalex.org/W2148985500","https://openalex.org/W2150106518","https://openalex.org/W2153554709","https://openalex.org/W2154550022","https://openalex.org/W2156591015","https://openalex.org/W2158302200","https://openalex.org/W2164122783","https://openalex.org/W2164264749","https://openalex.org/W2169596872","https://openalex.org/W2169631286","https://openalex.org/W3139542001","https://openalex.org/W3142275771","https://openalex.org/W3142765463","https://openalex.org/W4232307912","https://openalex.org/W4237135760","https://openalex.org/W4238549726","https://openalex.org/W4243200998","https://openalex.org/W4243896332","https://openalex.org/W4252212943","https://openalex.org/W4254822137","https://openalex.org/W6630229278","https://openalex.org/W6676649663","https://openalex.org/W6676832599","https://openalex.org/W6678091135","https://openalex.org/W6679146742","https://openalex.org/W6681525158","https://openalex.org/W6682355067","https://openalex.org/W6836765637"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4249035840","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1668171714","https://openalex.org/W4380607112","https://openalex.org/W2218294330","https://openalex.org/W1997278405","https://openalex.org/W2347989876"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,51,55,73,105],"Quick":[4],"Error":[5],"Detection":[6],"(QED)":[7],"technique":[8],"for":[9,153,177],"systematically":[10],"creating":[11],"families":[12],"of":[13,35,57,75,138,149,169],"post-silicon":[14,77,139],"validation":[15,78,140],"tests":[16,141],"that":[17],"quickly":[18],"detect":[19],"bugs":[20,154],"inside":[21,155],"processor":[22],"cores":[23],"and":[24,31,64,110,181],"uncore":[25,156],"components":[26],"(cache":[27],"controllers,":[28,30],"memory":[29],"on-chip":[32],"interconnection":[33],"networks)":[34],"multicore":[36,114,124,131],"system":[37],"on":[38],"chips":[39],"(SoCs).":[40],"Such":[41],"quick":[42],"detection":[43,49,136,162],"is":[44,93],"essential":[45],"because":[46],"long":[47],"error":[48,59,135,161],"latency,":[50],"time":[52],"elapsed":[53],"between":[54],"occurrence":[56],"an":[58,68,121],"due":[60],"to":[61,96,147,166,171,186],"a":[62,111,173,187],"bug":[63,127,179,191],"its":[65],"manifestation":[66],"as":[67],"observable":[69],"failure,":[70],"severely":[71],"limits":[72],"effectiveness":[74],"traditional":[76],"approaches.":[79],"QED":[80,159,183],"can":[81,142],"be":[82,143],"implemented":[83],"completely":[84],"in":[85,190],"software,":[86],"without":[87],"any":[88],"hardware":[89,102],"modification.":[90],"Hence,":[91],"it":[92],"readily":[94],"applicable":[95],"existing":[97],"designs.":[98],"Results":[99],"using":[100,120],"multiple":[101],"platforms,":[103],"including":[104],"Intel\u00ae":[106],"Core\u2122":[107],"i7":[108],"SoC,":[109,115],"state-of-the-art":[112],"commercial":[113,130],"along":[116],"with":[117,126],"simulation":[118],"results":[119],"OpenSPARC":[122],"T2-like":[123],"SoC":[125],"scenarios":[128],"from":[129],"SoCs":[132],"demonstrate:":[133],"1)":[134],"latencies":[137,163],"very":[144],"long,":[145],"up":[146,165,185],"billions":[148],"clock":[150],"cycles,":[151],"especially":[152],"components;":[157],"2)":[158],"shortens":[160],"by":[164],"nine":[167],"orders":[168],"magnitude":[170],"only":[172],"few":[174],"hundred":[175],"cycles":[176],"most":[178],"scenarios;":[180],"3)":[182],"enables":[184],"fourfold":[188],"increase":[189],"coverage.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}