{"id":"https://openalex.org/W2068382945","doi":"https://doi.org/10.1109/tcad.2014.2331332","title":"Leveraging Gate-Level Properties to Identify Hardware Timing Channels","display_name":"Leveraging Gate-Level Properties to Identify Hardware Timing Channels","publication_year":2014,"publication_date":"2014-08-18","ids":{"openalex":"https://openalex.org/W2068382945","doi":"https://doi.org/10.1109/tcad.2014.2331332","mag":"2068382945"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2331332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2331332","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081757026","display_name":"Jason Oberg","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Oberg","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038294203","display_name":"Sarah Meiklejohn","orcid":"https://orcid.org/0000-0002-2108-8975"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarah Meiklejohn","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036932071","display_name":"Timothy Sherwood","orcid":"https://orcid.org/0000-0002-6550-6075"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timothy Sherwood","raw_affiliation_strings":["Department of Computer Science, University of California, Santa Barbara, CA, USA","Department of Computer Science, University of California Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Department of Computer Science, University of California Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000231774","display_name":"Ryan Kastner","orcid":"https://orcid.org/0000-0001-9062-5570"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Kastner","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.3436,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.96512403,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"33","issue":"9","first_page":"1288","last_page":"1301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7612522840499878},{"id":"https://openalex.org/keywords/information-flow","display_name":"Information flow","score":0.6301549673080444},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5928056240081787},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5247240662574768},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4561159312725067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4424534738063812},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2788606882095337},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19449910521507263},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13214203715324402}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7612522840499878},{"id":"https://openalex.org/C2779136372","wikidata":"https://www.wikidata.org/wiki/Q10283002","display_name":"Information flow","level":2,"score":0.6301549673080444},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5928056240081787},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5247240662574768},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4561159312725067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4424534738063812},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2788606882095337},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19449910521507263},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13214203715324402},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tcad.2014.2331332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2331332","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.684.5417","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.684.5417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www0.cs.ucl.ac.uk/staff/S.Meiklejohn/files/tcad14.pdf","raw_type":"text"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:1449125","is_oa":false,"landing_page_url":"http://discovery.ucl.ac.uk/1449125/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"   IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS , 33  (9)   pp. 1288-1301.   (2014)      ","raw_type":"Article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt91s939f1","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/91s939f1","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 33, iss 9","raw_type":"article"},{"id":"pmh:qt91s939f1","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/91s939f1","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Oberg, J; Meiklejohn, S; Sherwood, T; &amp; Kastner, R. (2014). Leveraging gate-level properties to identify hardware timing channels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33(9), 1288 - 1301. doi: 10.1109/TCAD.2014.2331332. UC San Diego: Retrieved from: http://www.escholarship.org/uc/item/91s939f1","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.699999988079071,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1488058190","https://openalex.org/W1613874182","https://openalex.org/W1821583647","https://openalex.org/W1971538736","https://openalex.org/W1996360405","https://openalex.org/W2004929506","https://openalex.org/W2036853599","https://openalex.org/W2052975513","https://openalex.org/W2067021434","https://openalex.org/W2098375905","https://openalex.org/W2100666033","https://openalex.org/W2103919170","https://openalex.org/W2112826387","https://openalex.org/W2116520617","https://openalex.org/W2119028650","https://openalex.org/W2119355229","https://openalex.org/W2122049982","https://openalex.org/W2129482816","https://openalex.org/W2130371018","https://openalex.org/W2131129639","https://openalex.org/W2141273270","https://openalex.org/W2143472559","https://openalex.org/W2147378257","https://openalex.org/W2150619336","https://openalex.org/W2151071112","https://openalex.org/W2160352512","https://openalex.org/W2162283517","https://openalex.org/W2164232960","https://openalex.org/W2166180744","https://openalex.org/W2172060328","https://openalex.org/W4232836212","https://openalex.org/W4237044060","https://openalex.org/W4255344275"],"related_works":["https://openalex.org/W2372542233","https://openalex.org/W2356060994","https://openalex.org/W2957999883","https://openalex.org/W2357388125","https://openalex.org/W1605665967","https://openalex.org/W3033597088","https://openalex.org/W2366024859","https://openalex.org/W344641953","https://openalex.org/W1971538736","https://openalex.org/W4237044060"],"abstract_inverted_index":{"Modern":[0],"embedded":[1],"computing":[2],"systems":[3],"such":[4,24,67,178],"as":[5,56,68],"medical":[6],"devices,":[7],"airplanes,":[8],"and":[9,224,236,258,261],"automobiles":[10],"continue":[11],"to":[12,37,65,140,169,190,255],"dominate":[13],"some":[14],"of":[15,20,28,40,48,117,158,177,199,230,242],"the":[16,26,46,87,175,182,197],"most":[17],"critical":[18],"aspects":[19],"our":[21,250,264],"lives.":[22],"In":[23,119,136,244],"systems,":[25],"movement":[27],"information":[29,49,57,81,113,127,187],"throughout":[30],"a":[31,53,151,155,210,218,221,240],"device":[32],"must":[33],"be":[34,253],"tightly":[35],"controlled":[36],"prevent":[38],"violations":[39],"privacy":[41],"or":[42,89,172],"integrity.":[43],"Unfortunately,":[44],"bounding":[45],"flow":[47,59,82,128,159,188],"can":[50,58,130,252],"often":[51],"present":[52],"significant":[54],"challenge,":[55],"through":[60],"channels":[61],"that":[62,125,160],"are":[63],"difficult":[64],"detect,":[66],"timing":[69,112,134,143,193,257],"channels.":[70],"As":[71],"has":[72],"been":[73],"demonstrated":[74],"by":[75,149],"recent":[76],"research":[77],"in":[78,131,185,220,234,239],"hardware":[79,88,186],"security,":[80],"tracking":[83,129,189],"techniques":[84],"deployed":[85],"at":[86,94],"gate":[90],"level":[91],"show":[92,196],"promise":[93],"identifying":[95,154],"these":[96,142],"\u201ctiming":[97],"flows\u201d":[98],"but":[99],"provide":[100],"no":[101],"formal":[102],"statements":[103],"about":[104],"this":[105,120,167,200],"claim":[106],"NOR":[107],"mechanisms":[108],"for":[109,153],"separating":[110],"out":[111,174],"from":[114,146],"other":[115,147],"types":[116],"flows.":[118,135,164,194],"paper,":[121],"we":[122,138,161,180,202,247],"first":[123],"prove":[124],"gate-level":[126],"fact":[132],"detect":[133],"addition,":[137],"work":[139,184],"identify":[141,256],"flows":[144,148,260],"separately":[145],"presenting":[150],"framework":[152,168,251],"different":[156],"type":[157],"call":[162],"functional":[163,259],"By":[165],"using":[166],"either":[170],"confirm":[171],"rule":[173],"existence":[176],"flows,":[179],"leverage":[181],"previous":[183],"effectively":[191],"isolate":[192],"To":[195],"effectiveness":[198],"model,":[201],"demonstrate":[203,248],"its":[204],"usage":[205],"on":[206],"three":[207],"practical":[208],"examples:":[209],"shared":[211],"bus":[212],"(I":[213],"<sup":[214],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[215],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[216],"C),":[217],"cache":[219],"MIPS-based":[222],"processor,":[223],"an":[225],"RSA":[226],"encryption":[227],"core,":[228],"all":[229],"which":[231],"were":[232],"written":[233],"Verilog/VHDL":[235],"then":[237],"simulated":[238],"variety":[241],"scenarios.":[243],"each":[245],"scenario,":[246],"how":[249],"used":[254],"also":[262],"analyze":[263],"model's":[265],"overhead.":[266]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}