{"id":"https://openalex.org/W1978639190","doi":"https://doi.org/10.1109/tcad.2014.2329472","title":"TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs","display_name":"TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs","publication_year":2014,"publication_date":"2014-08-18","ids":{"openalex":"https://openalex.org/W1978639190","doi":"https://doi.org/10.1109/tcad.2014.2329472","mag":"1978639190"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2329472","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2329472","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100374561","display_name":"Dae Hyun Kim","orcid":"https://orcid.org/0000-0001-8275-5949"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dae Hyun Kim","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA","Cadence Design Systems, San Jose, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical & Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5581,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.95155769,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"33","issue":"9","first_page":"1384","last_page":"1395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7845220565795898},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6701337099075317},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.6209051609039307},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5664169788360596},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5186985731124878},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5020387172698975},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4932846426963806},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.48846402764320374},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4868468642234802},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4564320147037506},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.42778468132019043},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4274548292160034},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.42119723558425903},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4163247346878052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4137648940086365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38986408710479736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17542463541030884},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.11981949210166931},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0979594886302948},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.08287915587425232},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07173267006874084}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7845220565795898},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6701337099075317},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.6209051609039307},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5664169788360596},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5186985731124878},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5020387172698975},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4932846426963806},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.48846402764320374},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4868468642234802},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4564320147037506},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.42778468132019043},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4274548292160034},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.42119723558425903},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4163247346878052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4137648940086365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38986408710479736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17542463541030884},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.11981949210166931},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0979594886302948},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.08287915587425232},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07173267006874084},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2329472","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2329472","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1550639219","https://openalex.org/W1603767330","https://openalex.org/W1963985775","https://openalex.org/W2001894083","https://openalex.org/W2005226599","https://openalex.org/W2011786775","https://openalex.org/W2014007884","https://openalex.org/W2028954821","https://openalex.org/W2048927144","https://openalex.org/W2051300390","https://openalex.org/W2071208935","https://openalex.org/W2072607061","https://openalex.org/W2089322412","https://openalex.org/W2096142955","https://openalex.org/W2103714239","https://openalex.org/W2123255135","https://openalex.org/W2125082141","https://openalex.org/W2130923737","https://openalex.org/W2143639388","https://openalex.org/W2144149750","https://openalex.org/W2146306637","https://openalex.org/W2152102280","https://openalex.org/W2156918125","https://openalex.org/W2157540607","https://openalex.org/W2160252016","https://openalex.org/W2165792244","https://openalex.org/W3140078554","https://openalex.org/W3152285429","https://openalex.org/W4234319728","https://openalex.org/W6650975361"],"related_works":["https://openalex.org/W1990828594","https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W1998607656","https://openalex.org/W4385062230"],"abstract_inverted_index":{"3-D":[0,57,62,85,101,111,130],"integrated":[1],"circuits":[2],"(3-D":[3],"ICs)":[4],"are":[5],"expected":[6],"to":[7,82,108],"have":[8],"shorter":[9],"wirelength,":[10,95],"better":[11],"performance,":[12],"and":[13,26,49,89,97,110,119,122,128],"less":[14],"power":[15,98],"consumption":[16,99],"than":[17],"2-D":[18,109],"ICs.":[19,102,131],"These":[20],"benefits":[21],"come":[22],"from":[23],"die":[24],"stacking":[25],"use":[27,39],"of":[28,40,56,100,117,126],"through-silicon":[29],"vias":[30],"(TSVs)":[31],"fabricated":[32],"for":[33],"interconnections":[34],"across":[35],"dies.":[36],"However,":[37],"the":[38,54,67,83,106,124],"TSVs":[41],"has":[42],"several":[43],"negative":[44,68],"impacts":[45,69],"such":[46],"as":[47],"area":[48],"capacitance":[50],"overhead.":[51],"To":[52],"predict":[53,123],"quality":[55,125],"ICs":[58,112],"more":[59],"accurately,":[60],"TSV-aware":[61,84],"wirelength":[63,86],"distribution":[64,87],"models":[65,88],"considering":[66],"were":[70],"developed.":[71],"In":[72],"this":[73],"paper,":[74],"we":[75],"apply":[76,105],"an":[77],"optimal":[78],"buffer":[79],"insertion":[80],"algorithm":[81],"present":[90],"various":[91,115],"prediction":[92],"results":[93],"on":[94],"delay,":[96],"We":[103],"also":[104],"framework":[107],"built":[113],"with":[114],"combinations":[116],"process":[118],"TSV":[120],"technologies":[121],"today":[127],"future":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}