{"id":"https://openalex.org/W2039742886","doi":"https://doi.org/10.1109/tcad.2014.2323203","title":"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool","display_name":"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool","publication_year":2014,"publication_date":"2014-08-18","ids":{"openalex":"https://openalex.org/W2039742886","doi":"https://doi.org/10.1109/tcad.2014.2323203","mag":"2039742886"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2323203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2323203","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048709906","display_name":"Hsiu-Chuan Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsiu-Chuan Shih","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111724802","display_name":"Pei-Wen Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Wen Luo","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110074568","display_name":"Jen-Chieh Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Yeh","raw_affiliation_strings":["Qualcomm, San Diego, CA, USA","[Qualcomm, San Diego, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Qualcomm, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"[Qualcomm, San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102112820","display_name":"Shu-Yen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yen Lin","raw_affiliation_strings":["Department of Electrical Engineering, Yuan Ze University, Chung-Li, Taiwan","Department of Electrical Engineering, Yuan-Ze University, Chung-Li, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yuan Ze University, Chung-Li, Taiwan","institution_ids":["https://openalex.org/I99908691"]},{"raw_affiliation_string":"Department of Electrical Engineering, Yuan-Ze University, Chung-Li, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109131200","display_name":"Ding-Ming Kwai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Ming Kwai","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111724803","display_name":"Shih-Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Intel Labs, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021286627","display_name":"Andre Schaefer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162263","display_name":"Fujitsu (Germany)","ror":"https://ror.org/04max0939","country_code":"DE","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210162263"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andre Schaefer","raw_affiliation_strings":["Fujitsu Semiconductor, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Fujitsu Semiconductor, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210162263"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5048709906"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":2.7583,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.90331737,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"33","issue":"9","first_page":"1356","last_page":"1369"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9044327735900879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682813763618469},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5780362486839294},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5487872958183289},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4330659806728363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3216632902622223},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22811701893806458}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9044327735900879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682813763618469},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5780362486839294},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5487872958183289},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4330659806728363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3216632902622223},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22811701893806458},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2323203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2323203","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1977285867","https://openalex.org/W1981220134","https://openalex.org/W2028675360","https://openalex.org/W2032658022","https://openalex.org/W2040681711","https://openalex.org/W2056763347","https://openalex.org/W2058539177","https://openalex.org/W2077105843","https://openalex.org/W2100516830","https://openalex.org/W2101193087","https://openalex.org/W2138661001","https://openalex.org/W2150073849","https://openalex.org/W2150909864","https://openalex.org/W2151917022","https://openalex.org/W2158620667","https://openalex.org/W2162639668","https://openalex.org/W2164586147","https://openalex.org/W2167807744","https://openalex.org/W3145579537","https://openalex.org/W3146763006","https://openalex.org/W3147974890","https://openalex.org/W4233735179","https://openalex.org/W6664717512","https://openalex.org/W6674985830","https://openalex.org/W6682164510","https://openalex.org/W6683227110"],"related_works":["https://openalex.org/W1677565170","https://openalex.org/W1973044731","https://openalex.org/W2382635124","https://openalex.org/W2389333520","https://openalex.org/W3118754324","https://openalex.org/W1939389600","https://openalex.org/W2077105843","https://openalex.org/W2295200893","https://openalex.org/W2612835180","https://openalex.org/W1516673885"],"abstract_inverted_index":{"DRAM":[0,22,28,59,86,153],"renovation":[1],"calls":[2],"for":[3,35,58],"a":[4,27,89,124],"holistic":[5],"architecture":[6,60],"exploration":[7,61],"to":[8,73,123,149],"cope":[9],"with":[10,71],"bandwidth":[11],"growth":[12],"and":[13,31,38,52,62,77,108,113,134,143],"latency":[14],"reduction":[15],"need.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"present":[21],"area":[23],"power":[24],"timing":[25,32],"(DArT),":[26],"area,":[29,106],"power,":[30,109],"modeling":[33,47,140],"tool,":[34],"array":[36],"assembly":[37],"interface":[39],"customization.":[40],"Through":[41],"proper":[42],"design":[43],"abstraction,":[44],"our":[45],"component-based":[46],"approach":[48],"provides":[49],"increased":[50],"flexibility":[51],"higher":[53],"accuracy,":[54],"making":[55],"DArT":[56,70,146],"suitable":[57],"performance":[63],"estimation.":[64],"We":[65],"validate":[66],"the":[67,74,96,100,128,156],"accuracy":[68,144],"of":[69,80,105,139,145],"respect":[72],"physical":[75],"layout":[76],"circuit":[78],"simulation":[79],"an":[81,117],"industrial":[82],"68":[83],"nm":[84,126],"commodity":[85],"device":[87],"as":[88],"reference.":[90],"The":[91,137],"experiment":[92],"results":[93],"show":[94],"that":[95],"maximum":[97,129],"deviations":[98,130],"from":[99],"reference":[101],"design,":[102],"in":[103,155],"terms":[104],"timing,":[107],"are":[110,131],"3.2%,":[111],"4.92%,":[112],"1.73%,":[114],"respectively.":[115,136],"For":[116],"architectural":[118],"projection":[119],"by":[120],"porting":[121],"it":[122],"45":[125],"process,":[127],"3.4%,":[132],"3.42%,":[133],"8.57%,":[135],"combination":[138],"performance,":[141],"flexibility,":[142],"allows":[147],"us":[148],"easily":[150],"explore":[151],"new":[152],"architectures":[154],"future,":[157],"including":[158],"3-D":[159],"stacked":[160],"DRAM.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}