{"id":"https://openalex.org/W2009248028","doi":"https://doi.org/10.1109/tcad.2014.2317571","title":"Modeling and Optimization Techniques for Yield-Aware SRAM Post-Silicon Tuning","display_name":"Modeling and Optimization Techniques for Yield-Aware SRAM Post-Silicon Tuning","publication_year":2014,"publication_date":"2014-07-15","ids":{"openalex":"https://openalex.org/W2009248028","doi":"https://doi.org/10.1109/tcad.2014.2317571","mag":"2009248028"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2317571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2317571","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060198895","display_name":"Ashish Kumar Singh","orcid":"https://orcid.org/0000-0003-3856-2896"},"institutions":[{"id":"https://openalex.org/I4210103329","display_name":"Terra","ror":"https://ror.org/01dn09e98","country_code":"NL","type":"education","lineage":["https://openalex.org/I4210103329"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Ashish K. Singh","raw_affiliation_strings":["Terra Technology, Chicago, IL, USA","Terra Technology"],"affiliations":[{"raw_affiliation_string":"Terra Technology, Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"Terra Technology","institution_ids":["https://openalex.org/I4210103329"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102459266","display_name":"Ku He","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ku He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","University of Texas at Austin#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053978837","display_name":"Constantine Caramanis","orcid":"https://orcid.org/0000-0001-9939-8378"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Constantine Caramanis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090899796","display_name":"Michael Orshansky","orcid":"https://orcid.org/0000-0002-6223-4748"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Orshansky","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5060198895"],"corresponding_institution_ids":["https://openalex.org/I4210103329"],"apc_list":null,"apc_paid":null,"fwci":0.36996174,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67155513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"33","issue":"8","first_page":"1159","last_page":"1167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.631749153137207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5253212451934814},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.48318973183631897},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.46987301111221313},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4327000379562378},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4276983141899109},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4252229332923889},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4100686013698578},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40050411224365234},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3327483534812927},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.32922616600990295},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28180670738220215},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26834315061569214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2486554980278015},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23048916459083557},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1444246470928192}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.631749153137207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5253212451934814},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.48318973183631897},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.46987301111221313},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4327000379562378},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4276983141899109},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4252229332923889},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4100686013698578},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40050411224365234},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3327483534812927},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32922616600990295},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28180670738220215},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26834315061569214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2486554980278015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23048916459083557},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1444246470928192},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2317571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2317571","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W10350566","https://openalex.org/W30844199","https://openalex.org/W2002612140","https://openalex.org/W2048420745","https://openalex.org/W2059120410","https://openalex.org/W2069345435","https://openalex.org/W2071159343","https://openalex.org/W2093108390","https://openalex.org/W2106407192","https://openalex.org/W2112147975","https://openalex.org/W2119300509","https://openalex.org/W2123278390","https://openalex.org/W2126754476","https://openalex.org/W2132621842","https://openalex.org/W2137262409","https://openalex.org/W2142587000","https://openalex.org/W2169675423","https://openalex.org/W2409166890","https://openalex.org/W2545471485","https://openalex.org/W3143058901","https://openalex.org/W4210823377","https://openalex.org/W4245052796","https://openalex.org/W4301258660","https://openalex.org/W6677705767","https://openalex.org/W7011637028"],"related_works":["https://openalex.org/W2613204521","https://openalex.org/W2155323253","https://openalex.org/W2952153417","https://openalex.org/W1594685966","https://openalex.org/W1500097110","https://openalex.org/W4297416200","https://openalex.org/W3211114510","https://openalex.org/W3029791221","https://openalex.org/W4289313559","https://openalex.org/W2381166085"],"abstract_inverted_index":{"SRAM":[0,59],"cell":[1,40,86,115,156],"design":[2],"is":[3,112,125],"driven":[4],"by":[5],"the":[6,19,38,50,94,109,122,163,199,223,229],"need":[7],"to":[8,64,113,126,130,194,220],"satisfy":[9],"several":[10],"stability":[11],"and":[12,35,42,88,117,121,145,158,178,192,226],"performance":[13],"criteria":[14],"for":[15,84],"all":[16],"cells":[17],"in":[18,21,49,56,75,107,201,222,228],"array":[20,44,60,142,159],"an":[22,53,131],"energy-efficient":[23],"manner.":[24],"Significant":[25],"randomness":[26],"of":[27,52,67,71,96,141,150],"FET":[28],"threshold":[29],"voltages":[30,203],"makes":[31],"achieving":[32],"this":[33],"difficult":[34],"limits":[36],"both":[37],"minimum":[39,43],"size":[41,116],"supply":[45],"voltage.":[46],"Post-silicon":[47],"adaptivity":[48],"form":[51],"adaptive-voltage":[54],"scheme":[55],"a":[57,80,102,148],"partitioned":[58],"can":[61,217],"be":[62,218],"used":[63],"reduce":[65],"impact":[66],"variability":[68,92],"despite":[69],"lack":[70],"any":[72],"spatial":[73],"correlation":[74],"realizations.":[76],"This":[77],"paper":[78],"develops":[79],"novel":[81],"optimization":[82,105],"flow":[83,184],"yield-aware":[85],"sizing":[87],"voltage":[89,98,119,133],"selection":[90],"under":[91],"given":[93],"availability":[95],"post-silicon":[97],"tuning.":[99],"We":[100,136,161],"formulate":[101],"two-stage":[103],"stochastic":[104],"problem":[106,164],"which":[108,202],"first-stage":[110],"decision":[111,124],"select":[114],"possible":[118],"levels,":[120],"second-stage":[123],"assign":[127],"each":[128],"partition":[129],"optimal":[132],"after":[134],"manufacturing.":[135],"develop":[137],"closed-form":[138],"statistical":[139],"models":[140],"margin":[143],"behavior":[144],"yield":[146,173],"as":[147],"function":[149],"V":[151],"<sub":[152],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[153],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[154],",":[155],"size,":[157],"size.":[160],"solve":[162],"using":[165],"dynamic":[166],"programming":[167],"that":[168,187,211],"minimizes":[169],"power":[170,215],"while":[171],"meeting":[172],"constraints":[174],"on":[175,189],"read,":[176],"write,":[177],"static":[179],"noise":[180],"margins.":[181],"The":[182,207],"proposed":[183],"allows":[185],"designs":[186,200],"are":[188,204],"average":[190],"8%":[191],"up":[193,219],"17%":[195],"more":[196],"power-efficient":[197],"than":[198],"selected":[205],"uniformly.":[206],"results":[208],"also":[209],"indicate":[210],"at":[212],"high-yield":[213],"levels":[214],"savings":[216],"32%":[221],"active":[224],"mode":[225],"71%":[227],"standby":[230],"mode.":[231]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}