{"id":"https://openalex.org/W2050361299","doi":"https://doi.org/10.1109/tcad.2013.2296538","title":"A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories","display_name":"A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories","publication_year":2014,"publication_date":"2014-04-18","ids":{"openalex":"https://openalex.org/W2050361299","doi":"https://doi.org/10.1109/tcad.2013.2296538","mag":"2050361299"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2296538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2296538","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101706822","display_name":"Chang\u2010Wook Lee","orcid":"https://orcid.org/0000-0002-9636-310X"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Changwook Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004519266","display_name":"Wooheon Kang","orcid":"https://orcid.org/0009-0003-3272-1582"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wooheon Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111753527","display_name":"D.I. Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]},{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Donkoo Cho","raw_affiliation_strings":["DRAM Test Engineering Group, SK Hynix, Inc., Icheon-si, Korea","DRAM Test Eng. Group, SK Hynix, Inc., Icheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Test Engineering Group, SK Hynix, Inc., Icheon-si, Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"DRAM Test Eng. Group, SK Hynix, Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002367331","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0001-9710-2094"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8647,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87303016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"33","issue":"5","first_page":"786","last_page":"797"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8609824776649475},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.7312501668930054},{"id":"https://openalex.org/keywords/fuse","display_name":"Fuse (electrical)","score":0.6168082356452942},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.550118625164032},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5313948392868042},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4685704708099365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42976099252700806},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4281271696090698},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.41582056879997253},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3159410357475281},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16006720066070557},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09474751353263855}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8609824776649475},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.7312501668930054},{"id":"https://openalex.org/C141353440","wikidata":"https://www.wikidata.org/wiki/Q182221","display_name":"Fuse (electrical)","level":2,"score":0.6168082356452942},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.550118625164032},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5313948392868042},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4685704708099365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42976099252700806},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4281271696090698},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.41582056879997253},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3159410357475281},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16006720066070557},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09474751353263855},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2296538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2296538","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1988388144","https://openalex.org/W2012157249","https://openalex.org/W2021792911","https://openalex.org/W2023223749","https://openalex.org/W2023264348","https://openalex.org/W2026717319","https://openalex.org/W2068415199","https://openalex.org/W2076325543","https://openalex.org/W2086716781","https://openalex.org/W2098987953","https://openalex.org/W2099158291","https://openalex.org/W2104613728","https://openalex.org/W2126884690","https://openalex.org/W2130877430","https://openalex.org/W2132155220","https://openalex.org/W2132880275","https://openalex.org/W2136323667","https://openalex.org/W2143502515","https://openalex.org/W2146630859","https://openalex.org/W2152425525","https://openalex.org/W2153201966","https://openalex.org/W2155579370","https://openalex.org/W2155640457","https://openalex.org/W2161372970","https://openalex.org/W4243406756","https://openalex.org/W6669482785","https://openalex.org/W6678544132","https://openalex.org/W6682491449","https://openalex.org/W6683568853"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W2381161177","https://openalex.org/W2319226115","https://openalex.org/W830772239","https://openalex.org/W2970750595","https://openalex.org/W2366601680","https://openalex.org/W2344117897","https://openalex.org/W2096502566","https://openalex.org/W2126381726"],"abstract_inverted_index":{"3-D-stacked":[0,23,50,203],"memory":[1,17],"using":[2,117],"through-silicon-vias":[3],"(TSVs)":[4],"has":[5],"emerged":[6],"as":[7],"a":[8,38,78,109,118,127],"good":[9],"alternative":[10],"for":[11,32,100,112,153,174,186],"overcoming":[12],"the":[13,29,47,60,63,70,73,102,123,132,145,171,193,199,206],"limitation":[14],"of":[15,28,49,92,148,202,208],"2-D":[16],"technology.":[18],"Among":[19],"many":[20],"issues":[21],"with":[22],"memory,":[24],"yield":[25,48,201],"is":[26,56,96,108,135,211],"one":[27],"major":[30],"challenges":[31],"mass":[33],"production.":[34],"This":[35],"paper":[36],"proposes":[37],"new":[39,53,74,124,128],"fuse":[40,54,75,125],"architecture":[41,55,76],"and":[42,85,151,177,205],"redundancy":[43,104,115,129,195],"scheme":[44,130,134,143,196],"to":[45,80,137],"improve":[46],"memories.":[51],"The":[52,106,141],"developed":[57,136],"based":[58],"on":[59],"fact":[61],"that":[62,192],"unused":[64,178],"redundancies":[65,82,163,172,179],"in":[66,83,166,180],"prebond":[67,84,167,181],"repair":[68,155,176,182],"cause":[69],"inefficiency.":[71],"Therefore,":[72],"provides":[77],"way":[79],"share":[81],"postbond":[86,175,187],"repairs.":[87],"There":[88],"are":[89,164],"two":[90],"kinds":[91],"operation":[93],"modes.":[94],"One":[95],"an":[97],"enable":[98],"mode":[99,111],"collecting":[101],"used":[103,165,185],"information.":[105],"other":[107,158],"mask":[110],"obtaining":[113],"faulty":[114],"information":[116],"short":[119],"test":[120],"algorithm.":[121],"Using":[122],"architecture,":[126],"called":[131],"post-share":[133,142,194],"achieve":[138],"optimal":[139],"yield.":[140],"allocates":[144],"fixed":[146],"number":[147],"spare":[149],"rows":[150],"columns":[152],"each":[154],"just":[156],"like":[157],"schemes.":[159],"However,":[160],"only":[161],"allocated":[162,173],"repair,":[168],"while":[169],"both":[170],"can":[183],"be":[184],"repair.":[188],"Experimental":[189],"results":[190],"show":[191],"significantly":[197],"increases":[198],"final":[200],"memories":[204],"increase":[207],"area":[209],"overhead":[210],"small.":[212]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}