{"id":"https://openalex.org/W2025907248","doi":"https://doi.org/10.1109/tcad.2013.2291659","title":"TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network","display_name":"TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network","publication_year":2014,"publication_date":"2014-02-13","ids":{"openalex":"https://openalex.org/W2025907248","doi":"https://doi.org/10.1109/tcad.2013.2291659","mag":"2025907248"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2291659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2291659","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073897749","display_name":"Elias Vansteenkiste","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Elias Vansteenkiste","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045333031","display_name":"Brahim Al Farisi","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]},{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Brahim Al Farisi","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053420008","display_name":"Karel Bruneel","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]},{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Karel Bruneel","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073897749"],"corresponding_institution_ids":["https://openalex.org/I2801227569","https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":2.512,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.90323092,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"33","issue":"3","first_page":"370","last_page":"383"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9091496467590332},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8920232653617859},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7641180753707886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7062068581581116},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6037588715553284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.577666163444519},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5297682881355286},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5243332982063293},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4907151460647583},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.49043747782707214},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4820921719074249},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4560929834842682},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.41704124212265015},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32756704092025757},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18769314885139465},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14400818943977356}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9091496467590332},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8920232653617859},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7641180753707886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7062068581581116},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6037588715553284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.577666163444519},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5297682881355286},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5243332982063293},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4907151460647583},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.49043747782707214},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4820921719074249},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4560929834842682},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.41704124212265015},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32756704092025757},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18769314885139465},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14400818943977356},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2013.2291659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2291659","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:4359828","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-4359828","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 0278-0070","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W36234522","https://openalex.org/W1517331674","https://openalex.org/W1801332854","https://openalex.org/W1977850862","https://openalex.org/W1978599303","https://openalex.org/W2015780963","https://openalex.org/W2017517691","https://openalex.org/W2048944807","https://openalex.org/W2076375531","https://openalex.org/W2080118897","https://openalex.org/W2090193813","https://openalex.org/W2094806828","https://openalex.org/W2096313289","https://openalex.org/W2109166817","https://openalex.org/W2111104699","https://openalex.org/W2132997358","https://openalex.org/W2138840350","https://openalex.org/W2139637699","https://openalex.org/W2154111409","https://openalex.org/W2275304190","https://openalex.org/W6676486451"],"related_works":["https://openalex.org/W2122487810","https://openalex.org/W4253493214","https://openalex.org/W2129073537","https://openalex.org/W4385309418","https://openalex.org/W1966868317","https://openalex.org/W3164904007","https://openalex.org/W2089341644","https://openalex.org/W2489470952","https://openalex.org/W1605920217","https://openalex.org/W3128899411"],"abstract_inverted_index":{"Dynamic":[0],"partial":[1],"reconfiguration":[2],"of":[3,9,16,97,103],"FPGAs":[4],"enables":[5],"the":[6,10,13,17,24,32,52,71,85,94,98,101,104,142,147,155],"dynamic":[7,36],"specialization":[8,38],"circuit":[11,37],"for":[12,40,70],"runtime":[14],"needs":[15],"application.":[18],"Previously":[19],"a":[20],"tool":[21,26,45,73,77],"flow,":[22,27],"called":[23,161],"TLUT":[25,44],"was":[28],"developed":[29],"to":[30,112,118,126],"aid":[31],"designer":[33],"in":[34,50,81,141,146],"applying":[35],"(DCS)":[39],"their":[41],"designs.":[42],"The":[43,75],"flow":[46,78],"generates":[47,79],"an":[48],"implementation":[49],"which":[51,82],"lookup":[53],"tables":[54],"(LUTs)":[55,88],"can":[56],"be":[57],"specialized":[58],"during":[59],"runtime.":[60],"In":[61],"this":[62],"paper,":[63],"place":[64,148,157],"and":[65,116,129,149,158,163],"route":[66,150,159],"algorithms":[67],"are":[68],"described":[69],"TCON":[72,76],"flow.":[74],"implementations":[80],"not":[83,139],"only":[84,140],"logic":[86,122],"infrastructure":[87,96],"is":[89],"dynamically":[90],"specialized,":[91],"but":[92,144],"also":[93,145],"routing":[95],"FPGA.":[99],"Exploiting":[100],"reconfigurability":[102],"FPGA":[105],"interconnection":[106],"network":[107],"further":[108],"improves":[109],"area":[110],"(50%":[111],"92%":[113],"less":[114,120],"LUTs":[115],"36%":[117],"81%":[119],"wiring),":[121],"depth":[123],"(a":[124],"63%":[125],"80%":[127],"reduction)":[128],"power":[130],"consumption.":[131],"To":[132],"achieve":[133],"this,":[134],"major":[135],"changes":[136],"were":[137],"needed,":[138],"mapping,":[143],"steps.":[151],"This":[152],"work":[153],"describes":[154],"altered":[156],"algorithms,":[160],"TPlace":[162],"Troute.":[164]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}