{"id":"https://openalex.org/W2004514482","doi":"https://doi.org/10.1109/tcad.2013.2287189","title":"Performance-Driven Clustering of Asynchronous Circuits","display_name":"Performance-Driven Clustering of Asynchronous Circuits","publication_year":2014,"publication_date":"2014-01-24","ids":{"openalex":"https://openalex.org/W2004514482","doi":"https://doi.org/10.1109/tcad.2013.2287189","mag":"2004514482"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2287189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2287189","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035435609","display_name":"Georgios D. Dimou","orcid":"https://orcid.org/0009-0009-4755-2199"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Georgios D. Dimou","raw_affiliation_strings":["Intel Corporation, Communications and Storage Infrastructure Group, Calabasas, CA, USA","Commun. & Storage Infrastruct. Group, Intel Corp., Calabasas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Communications and Storage Infrastructure Group, Calabasas, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Commun. & Storage Infrastruct. Group, Intel Corp., Calabasas, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter A. Beerel","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Commun. & Storage Infrastruct. Group, Intel Corp., Calabasas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Commun. & Storage Infrastruct. Group, Intel Corp., Calabasas, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062614463","display_name":"Andrew Lines","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew M. Lines","raw_affiliation_strings":["Intel Corporation, Communications and Storage Infrastructure Group, Calabasas, CA, USA","Commun. & Storage Infrastruct. Group, Intel Corp., Calabasas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Communications and Storage Infrastructure Group, Calabasas, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Commun. & Storage Infrastruct. Group, Intel Corp., Calabasas, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4259,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.672854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"33","issue":"2","first_page":"197","last_page":"209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8515713214874268},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8469517827033997},{"id":"https://openalex.org/keywords/liveness","display_name":"Liveness","score":0.7293456792831421},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7122008800506592},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.607423722743988},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5891135334968567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5859214067459106},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5408914089202881},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.48565757274627686},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.47511371970176697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42226964235305786},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4185490608215332},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3924209475517273},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3541383147239685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3266826868057251},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24404460191726685},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.21221241354942322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19719824194908142},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16559404134750366},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1541479229927063},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12444400787353516},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11431723833084106},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1045655906200409},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07926326990127563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8515713214874268},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8469517827033997},{"id":"https://openalex.org/C15569618","wikidata":"https://www.wikidata.org/wiki/Q3561421","display_name":"Liveness","level":2,"score":0.7293456792831421},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7122008800506592},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.607423722743988},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5891135334968567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5859214067459106},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5408914089202881},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.48565757274627686},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.47511371970176697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42226964235305786},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4185490608215332},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3924209475517273},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3541383147239685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3266826868057251},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24404460191726685},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.21221241354942322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19719824194908142},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16559404134750366},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1541479229927063},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12444400787353516},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11431723833084106},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1045655906200409},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07926326990127563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2287189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2287189","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W108300687","https://openalex.org/W232434517","https://openalex.org/W1597692535","https://openalex.org/W1853963567","https://openalex.org/W1911291911","https://openalex.org/W2034809602","https://openalex.org/W2088643059","https://openalex.org/W2097453879","https://openalex.org/W2100382727","https://openalex.org/W2113009072","https://openalex.org/W2115539903","https://openalex.org/W2117299791","https://openalex.org/W2117830487","https://openalex.org/W2122724240","https://openalex.org/W2123196056","https://openalex.org/W2131004306","https://openalex.org/W2137541450","https://openalex.org/W2137978379","https://openalex.org/W2140712105","https://openalex.org/W2155147849","https://openalex.org/W2161331676","https://openalex.org/W2164066430","https://openalex.org/W2165873073","https://openalex.org/W2170864378","https://openalex.org/W3140817820","https://openalex.org/W3151742652","https://openalex.org/W4242530255","https://openalex.org/W4250587666","https://openalex.org/W6684067522"],"related_works":["https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W2132683268","https://openalex.org/W2370649629","https://openalex.org/W2356140560","https://openalex.org/W2243536805","https://openalex.org/W2164238054","https://openalex.org/W4321609265","https://openalex.org/W2152365648","https://openalex.org/W4318224782"],"abstract_inverted_index":{"This":[0,34],"paper":[1],"proposes":[2],"the":[3,16,44,47,54,58,63],"method":[4,35,70],"of":[5,39,46,60],"generating":[6],"asynchronous":[7,20,80],"circuits":[8],"from":[9],"hardware":[10],"description":[11],"language":[12],"specifications":[13],"by":[14],"clustering":[15],"synthesized":[17],"gates":[18],"into":[19],"pipeline":[21],"stages":[22],"while":[23],"preserving":[24],"liveness,":[25],"meeting":[26],"throughput":[27,45],"and":[28,31,74],"latency":[29],"constraints,":[30],"minimizing":[32],"area.":[33],"provides":[36],"a":[37],"form":[38],"automatic":[40],"pipelining":[41,61],"in":[42,62],"which":[43],"overall":[48],"design":[49,81],"is":[50,71,75],"not":[51],"limited":[52],"to":[53,78],"clock":[55],"frequency":[56],"or":[57],"level":[59],"original":[64],"Register-Transfer":[65],"Level":[66],"(RTL)":[67],"specification.":[68],"The":[69],"design-style":[72],"agnostic":[73],"thus":[76],"applicable":[77],"many":[79],"styles.":[82]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}