{"id":"https://openalex.org/W2018327737","doi":"https://doi.org/10.1109/tcad.2013.2272537","title":"Dynamic Streamization Model Execution for SIMD Engines on Multicore Architectures","display_name":"Dynamic Streamization Model Execution for SIMD Engines on Multicore Architectures","publication_year":2013,"publication_date":"2013-10-16","ids":{"openalex":"https://openalex.org/W2018327737","doi":"https://doi.org/10.1109/tcad.2013.2272537","mag":"2018327737"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2272537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2272537","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044840341","display_name":"Libo Huang","orcid":"https://orcid.org/0000-0001-7878-3998"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Libo Huang","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101457904","display_name":"Zhiying Wang","orcid":"https://orcid.org/0009-0003-6888-3890"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiying Wang","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023506057","display_name":"Nong Xiao","orcid":"https://orcid.org/0000-0002-2166-977X"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nong Xiao","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103445510","display_name":"Yongweng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongweng Wang","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103276566","display_name":"Qiang Dou","orcid":"https://orcid.org/0000-0003-2320-8413"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Dou","raw_affiliation_strings":["State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of High Performance Computing and School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"State Key Lab. of High Performance Comput. & Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3172,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59860489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"32","issue":"11","first_page":"1814","last_page":"1818"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.9377446174621582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8876155018806458},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7140030860900879},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.709793746471405},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6062808036804199},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.5988978743553162},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5969017744064331},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4263218343257904},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2070288062095642}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.9377446174621582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8876155018806458},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7140030860900879},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.709793746471405},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6062808036804199},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.5988978743553162},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5969017744064331},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4263218343257904},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2070288062095642}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2272537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2272537","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1986704057","https://openalex.org/W2104225326","https://openalex.org/W2105012172","https://openalex.org/W2108824541","https://openalex.org/W2110288503","https://openalex.org/W2111394443","https://openalex.org/W2142972517","https://openalex.org/W2153514540","https://openalex.org/W2162973524","https://openalex.org/W2169725869","https://openalex.org/W2170058712","https://openalex.org/W3016220765","https://openalex.org/W3143247424","https://openalex.org/W4231589243","https://openalex.org/W4237223070","https://openalex.org/W4245064503","https://openalex.org/W4248145683","https://openalex.org/W6683688612"],"related_works":["https://openalex.org/W2566637483","https://openalex.org/W2127324789","https://openalex.org/W3024308452","https://openalex.org/W4244894488","https://openalex.org/W4285390450","https://openalex.org/W2979513934","https://openalex.org/W2111180768","https://openalex.org/W2366442643","https://openalex.org/W2021715972","https://openalex.org/W2090268225"],"abstract_inverted_index":{"This":[0,69],"paper":[1],"proposes":[2],"dynamic":[3,9,51],"streamization":[4],"model":[5,26],"execution":[6],"(DSME),":[7],"a":[8],"vectorization":[10],"technique":[11,23],"for":[12,30],"single":[13],"instruction":[14],"multiple":[15,66],"data":[16],"(SIMD)":[17],"engines":[18,43],"on":[19,55],"multicore":[20],"architectures.":[21],"The":[22],"uses":[24],"stream":[25],"as":[27,80,82],"intermediate":[28],"representation":[29],"programs":[31],"to":[32,64,75],"optimize":[33],"the":[34,50,88],"combination":[35],"of":[36,41,53,99],"computation":[37],"and":[38],"memory":[39],"accesses":[40],"SIMD":[42,67],"in":[44,62],"general-purpose":[45],"(GP)":[46],"designs.":[47],"DSME":[48,100],"allows":[49],"placement":[52],"computations":[54],"different":[56],"cores":[57],"when":[58],"they":[59],"are":[60],"not":[61],"use":[63,87],"utilize":[65],"engines.":[68],"study":[70],"also":[71],"discusses":[72],"hardware":[73,90],"extensions":[74,85],"existing":[76],"GP":[77],"processor":[78],"designs":[79],"well":[81],"related":[83],"compiler":[84],"that":[86,96],"special":[89],"components.":[91],"Our":[92],"extensive":[93],"experiments":[94],"demonstrate":[95],"performance":[97],"gains":[98],"can":[101],"be":[102],"achieved.":[103]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}