{"id":"https://openalex.org/W1968492730","doi":"https://doi.org/10.1109/tcad.2013.2263038","title":"Test Time Reduction in EDT Bandwidth Management for SoC Designs","display_name":"Test Time Reduction in EDT Bandwidth Management for SoC Designs","publication_year":2013,"publication_date":"2013-10-16","ids":{"openalex":"https://openalex.org/W1968492730","doi":"https://doi.org/10.1109/tcad.2013.2263038","mag":"1968492730"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2263038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2263038","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006815152","display_name":"Jakub Janicki","orcid":null},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jakub Janicki","raw_affiliation_strings":["Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Poznan, Poland","Fac. of Electron. & Telecommun., Poznan Univ. of Technol., Poznan, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]},{"raw_affiliation_string":"Fac. of Electron. & Telecommun., Poznan Univ. of Technol., Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088212941","display_name":"Mark Kassab","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Mark Kassab","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Grzegorz Mrugalski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Nilanjan Mukherjee","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL","US"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Fac. of Electron. & Telecommun., Poznan Univ. of Technol., Poznan, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Fac. of Electron. & Telecommun., Poznan Univ. of Technol., Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6229,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67316036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"32","issue":"11","first_page":"1776","last_page":"1786"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7135475873947144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5934514403343201},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.55572509765625},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5014920234680176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5012807846069336},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4803270399570465},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4429699182510376},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.3958122730255127},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34460195899009705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.301285982131958},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12201809883117676},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09110671281814575}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7135475873947144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5934514403343201},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.55572509765625},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5014920234680176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5012807846069336},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4803270399570465},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4429699182510376},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.3958122730255127},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34460195899009705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.301285982131958},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12201809883117676},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09110671281814575},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2263038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2263038","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1486331313","https://openalex.org/W1596724070","https://openalex.org/W1832971077","https://openalex.org/W2065851989","https://openalex.org/W2068979182","https://openalex.org/W2094702919","https://openalex.org/W2100927656","https://openalex.org/W2101900253","https://openalex.org/W2104920289","https://openalex.org/W2111035841","https://openalex.org/W2112420302","https://openalex.org/W2116365156","https://openalex.org/W2117892220","https://openalex.org/W2118236186","https://openalex.org/W2118919916","https://openalex.org/W2125474840","https://openalex.org/W2129422431","https://openalex.org/W2129509095","https://openalex.org/W2135992280","https://openalex.org/W2138784704","https://openalex.org/W2140035276","https://openalex.org/W2144195001","https://openalex.org/W2149132218","https://openalex.org/W2151760281","https://openalex.org/W2155288938","https://openalex.org/W2157198810","https://openalex.org/W2160114354","https://openalex.org/W2160265366","https://openalex.org/W2165642910","https://openalex.org/W2168875709","https://openalex.org/W2169584262","https://openalex.org/W2171495277","https://openalex.org/W2475928831","https://openalex.org/W3138556205","https://openalex.org/W4244496923","https://openalex.org/W4246712448","https://openalex.org/W4247382390"],"related_works":["https://openalex.org/W2003592050","https://openalex.org/W2006119235","https://openalex.org/W2569480541","https://openalex.org/W4249933526","https://openalex.org/W4248374380","https://openalex.org/W2156203118","https://openalex.org/W3035027313","https://openalex.org/W1674000148","https://openalex.org/W1607247451","https://openalex.org/W2127356388"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"novel":[3],"methods":[4],"of":[5,27,57,69,83],"reducing":[6,40],"test":[7,11,21,37,41,53,72],"time":[8],"and":[9,36,49,96],"enhancing":[10],"compression":[12,23],"for":[13],"system-on-chip":[14],"(SoC)":[15],"designs":[16,95],"armed":[17],"with":[18,75],"embedded":[19],"deterministic":[20],"(EDT)-based":[22],"logic.":[24],"The":[25,81],"ability":[26],"the":[28,33,70,84],"proposed":[29,85],"scheme":[30,86],"to":[31],"improve":[32],"encoding":[34],"efficiency":[35],"compression,":[38],"while":[39],"application":[42],"time,":[43],"is":[44,87,97],"accomplished":[45],"by":[46],"appropriate":[47,66],"selecting":[48],"laying":[50],"out":[51],"automatic":[52],"equipment":[54],"channel":[55],"injectors":[56],"every":[58],"single":[59],"core":[60],"EDT-based":[61],"decompressor":[62],"as":[63,65],"well":[64],"bandwidth":[67],"management":[68],"entire":[71],"procedure":[73],"combined":[74],"new":[76],"control":[77],"data":[78],"optimization":[79],"techniques.":[80],"efficacy":[82],"validated":[88],"through":[89],"experiments":[90],"on":[91],"several":[92],"industrial":[93],"SoC":[94],"reported":[98],"herein.":[99]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}