{"id":"https://openalex.org/W2138951112","doi":"https://doi.org/10.1109/tcad.2013.2259626","title":"Oscillation-Based Prebond TSV Test","display_name":"Oscillation-Based Prebond TSV Test","publication_year":2013,"publication_date":"2013-08-16","ids":{"openalex":"https://openalex.org/W2138951112","doi":"https://doi.org/10.1109/tcad.2013.2259626","mag":"2138951112"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2259626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2259626","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009579444","display_name":"Li-Ren Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Li-Ren Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, HsinChu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, HsinChu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063906167","display_name":"Stephen Sunter","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Stephen Sunter","raw_affiliation_strings":["Silicon Test Solutions Division, Mentor Graphics Corporation, USA","Silicon Test Solutions Division, Mentor Graphics,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Test Solutions Division, Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Silicon Test Solutions Division, Mentor Graphics,","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Silicon Test Solutions Division, Mentor Graphics Corporation, USA","Silicon Test Solutions Division, Mentor Graphics,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Test Solutions Division, Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Silicon Test Solutions Division, Mentor Graphics,","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Silicon Test Solutions Division, Mentor Graphics Corporation, USA","Silicon Test Solutions Division, Mentor Graphics,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Test Solutions Division, Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Silicon Test Solutions Division, Mentor Graphics,","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.1066,"has_fulltext":false,"cited_by_count":72,"citation_normalized_percentile":{"value":0.96757214,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"32","issue":"9","first_page":"1440","last_page":"1444"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6843501329421997},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5309414863586426},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.525864839553833},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5247887969017029},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4757887125015259},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.47069835662841797},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.45832833647727966},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4557192027568817},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.445970356464386},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43992358446121216},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43344181776046753},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4304957091808319},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.42544087767601013},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.37367114424705505},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.350954532623291},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3500802218914032},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2961735427379608},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23026853799819946}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6843501329421997},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5309414863586426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.525864839553833},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5247887969017029},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4757887125015259},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.47069835662841797},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.45832833647727966},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4557192027568817},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.445970356464386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43992358446121216},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43344181776046753},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4304957091808319},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.42544087767601013},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.37367114424705505},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.350954532623291},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3500802218914032},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2961735427379608},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23026853799819946},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2259626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2259626","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1965451131","https://openalex.org/W1967196629","https://openalex.org/W1987638749","https://openalex.org/W2013679798","https://openalex.org/W2052347136","https://openalex.org/W2055841712","https://openalex.org/W2095790208","https://openalex.org/W2102304175","https://openalex.org/W2122592588","https://openalex.org/W2122750932","https://openalex.org/W2132155220","https://openalex.org/W2143502515","https://openalex.org/W2158323053","https://openalex.org/W3148506408","https://openalex.org/W4245501382","https://openalex.org/W6641520418","https://openalex.org/W6664483803"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W4248272744","https://openalex.org/W2373135325","https://openalex.org/W2101025877","https://openalex.org/W2082120371","https://openalex.org/W2125133357","https://openalex.org/W2157453228"],"abstract_inverted_index":{"Testing":[0],"the":[1,13,47,51,58,65,70,75,79,96,99],"quality":[2],"of":[3,12,50,95,98],"prebond":[4,38],"through-silicon":[5],"vias":[6],"(TSV)":[7],"is":[8,17,53],"a":[9,22,36,84,92],"vital":[10],"part":[11],"Known-Good-Die":[14],"test":[15,40,81],"that":[16,86],"often":[18],"necessary":[19],"to":[20,67,90,107],"retain":[21],"high":[23],"compound":[24],"yield":[25],"for":[26],"3-D":[27],"stacked":[28],"integrated":[29],"circuits.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34],"present":[35],"versatile":[37],"TSV":[39,52],"method":[41],"applicable":[42],"before":[43],"wafer":[44],"thinning":[45],"when":[46],"deep":[48],"end":[49],"inaccessible":[54],"as":[55],"buried":[56],"in":[57,78],"still-thick":[59],"wafer.":[60],"Technical":[61],"merits":[62],"include:":[63],"1)":[64],"ability":[66],"handle":[68],"both":[69],"resistive":[71],"open":[72],"fault":[73,77],"and":[74,101,105],"leakage":[76],"same":[80],"structure;":[82],"2)":[83],"capability":[85],"allows":[87],"an":[88,103],"user":[89],"have":[91],"better":[93],"measure":[94],"severity":[97],"fault;":[100],"3)":[102],"all-digital":[104],"easy":[106],"implement":[108],"design-for-testability":[109],"circuit.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}