{"id":"https://openalex.org/W2053659905","doi":"https://doi.org/10.1109/tcad.2013.2259539","title":"Escape Routing for Staggered-Pin-Array PCBs","display_name":"Escape Routing for Staggered-Pin-Array PCBs","publication_year":2013,"publication_date":"2013-08-16","ids":{"openalex":"https://openalex.org/W2053659905","doi":"https://doi.org/10.1109/tcad.2013.2259539","mag":"2053659905"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2259539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2259539","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006808751","display_name":"Yuan-Kai Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yuan-Kai Ho","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009278096","display_name":"Hsu-Chieh Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsu-Chieh Lee","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University, Taipei, TW","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, TW","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006808751"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.78553576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"32","issue":"9","first_page":"1347","last_page":"1356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.718964695930481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5466974973678589},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.5078492760658264},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.497715026140213},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.47428232431411743},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.466456800699234},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4329458475112915},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39639008045196533},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.343265175819397},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2789944112300873},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2080945372581482},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.10584083199501038}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.718964695930481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5466974973678589},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.5078492760658264},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.497715026140213},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.47428232431411743},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.466456800699234},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4329458475112915},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39639008045196533},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.343265175819397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2789944112300873},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2080945372581482},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.10584083199501038},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2259539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2259539","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1918422618","https://openalex.org/W1979159412","https://openalex.org/W1997205369","https://openalex.org/W2008772536","https://openalex.org/W2026034687","https://openalex.org/W2054075345","https://openalex.org/W2090126784","https://openalex.org/W2098408204","https://openalex.org/W2108882762","https://openalex.org/W2110847218","https://openalex.org/W2113046208","https://openalex.org/W2116110120","https://openalex.org/W2133118089","https://openalex.org/W2138421468","https://openalex.org/W2144672268","https://openalex.org/W2145374250","https://openalex.org/W2147776496","https://openalex.org/W2164262479","https://openalex.org/W2611147814","https://openalex.org/W3144995927","https://openalex.org/W3147633784","https://openalex.org/W4242458873","https://openalex.org/W4246322628","https://openalex.org/W4250275124","https://openalex.org/W6672945649","https://openalex.org/W6674663275","https://openalex.org/W6679909840"],"related_works":["https://openalex.org/W3126985692","https://openalex.org/W1975335465","https://openalex.org/W2373221899","https://openalex.org/W4255120650","https://openalex.org/W2388401263","https://openalex.org/W2356045539","https://openalex.org/W1971660842","https://openalex.org/W1759571997","https://openalex.org/W2003154778","https://openalex.org/W1982366355"],"abstract_inverted_index":{"To":[0],"accommodate":[1],"the":[2,13,27,57,66,81,85,99],"ever-growing":[3],"pin":[4,15,24,32,70,87],"number":[5],"of":[6,39,68,84],"complex":[7],"printed":[8],"circuit":[9],"board":[10],"(PCB)":[11],"designs,":[12],"staggered":[14,31,69,86],"array":[16],"is":[17,35,42,95],"introduced":[18],"for":[19,30,47,56,60],"modern":[20],"designs":[21],"with":[22],"higher":[23],"density.":[25],"However,":[26],"escape":[28,58,101],"routing":[29,54,59,82,102],"arrays,":[33,71],"which":[34],"a":[36,53],"key":[37],"component":[38],"PCB":[40],"routing,":[41],"significantly":[43],"different":[44],"from":[45],"that":[46,78,107],"grid":[48],"arrays.":[49],"This":[50],"paper":[51],"presents":[52],"algorithm":[55,94],"staggered-pin-array":[61,100],"PCBs.":[62],"We":[63],"first":[64],"analyze":[65],"properties":[67],"and":[72,116],"propose":[73],"an":[74],"orthogonal-side":[75],"wiring":[76],"style":[77],"fully":[79],"utilizes":[80],"resource":[83],"array.":[88],"A":[89],"linear":[90,92],"programming/integer":[91],"programming-based":[93],"presented":[96],"to":[97],"solve":[98],"problem.":[103],"Experimental":[104],"results":[105],"show":[106],"our":[108],"approach":[109],"successfully":[110],"routes":[111],"all":[112],"test":[113],"cases":[114],"efficiently":[115],"effectively.":[117]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}