{"id":"https://openalex.org/W2005243378","doi":"https://doi.org/10.1109/tcad.2013.2257924","title":"Semi-Automatic Generation of Device Drivers for Rapid Embedded Platform Development","display_name":"Semi-Automatic Generation of Device Drivers for Rapid Embedded Platform Development","publication_year":2013,"publication_date":"2013-08-16","ids":{"openalex":"https://openalex.org/W2005243378","doi":"https://doi.org/10.1109/tcad.2013.2257924","mag":"2005243378"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2257924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2257924","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3444764","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031653904","display_name":"Andrea Acquaviva","orcid":"https://orcid.org/0000-0002-7323-759X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Acquaviva","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","Dept. of Control & Comput. Eng., Politec. di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Control & Comput. Eng., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Bombieri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070652829","display_name":"Sara Vinco","orcid":"https://orcid.org/0000-0001-9666-5194"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sara Vinco","raw_affiliation_strings":["Department of Computer Science, University of Verona, Verona, Italy","Department of Computer Science \u2013 University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Department of Computer Science \u2013 University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031653904"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13547607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"32","issue":"9","first_page":"1293","last_page":"1306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7421913146972656},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.6591506004333496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.65871661901474},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5494420528411865},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5027389526367188},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4923967123031616},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.49224963784217834},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4451453387737274},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43906939029693604},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4298308491706848},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4133254587650299},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4123704731464386},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.15020111203193665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13324770331382751}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7421913146972656},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.6591506004333496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.65871661901474},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5494420528411865},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5027389526367188},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4923967123031616},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.49224963784217834},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4451453387737274},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43906939029693604},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4298308491706848},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4133254587650299},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4123704731464386},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.15020111203193665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13324770331382751},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2013.2257924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2257924","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/878305","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/878305","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:zenodo.org:3444764","is_oa":true,"landing_page_url":"https://zenodo.org/record/3444764","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3444764","is_oa":true,"landing_page_url":"https://zenodo.org/record/3444764","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1530161818","https://openalex.org/W1602612484","https://openalex.org/W1968937060","https://openalex.org/W1974420955","https://openalex.org/W1996565109","https://openalex.org/W2037777200","https://openalex.org/W2067863119","https://openalex.org/W2088572851","https://openalex.org/W2107558499","https://openalex.org/W2108807810","https://openalex.org/W2113490026","https://openalex.org/W2120017782","https://openalex.org/W2122317706","https://openalex.org/W2127914018","https://openalex.org/W2146391090","https://openalex.org/W2148273111","https://openalex.org/W2149640197","https://openalex.org/W2155018956","https://openalex.org/W2544886868","https://openalex.org/W3148346233","https://openalex.org/W4206122868","https://openalex.org/W4230462522","https://openalex.org/W4248148204","https://openalex.org/W6643734905","https://openalex.org/W6649603448","https://openalex.org/W6679303839","https://openalex.org/W6681412365","https://openalex.org/W6812030315"],"related_works":["https://openalex.org/W2087544673","https://openalex.org/W2368664215","https://openalex.org/W2473478803","https://openalex.org/W2382264333","https://openalex.org/W2371350567","https://openalex.org/W2729363167","https://openalex.org/W3015832319","https://openalex.org/W2770398825","https://openalex.org/W2747586485","https://openalex.org/W2060611139"],"abstract_inverted_index":{"IP":[0,19,104,113],"core":[1],"integration":[2],"into":[3],"an":[4],"embedded":[5,92,220],"platform":[6,37,93,137],"implies":[7],"the":[8,18,23,54,62,98,102,108,112,124,128,132,135,144,155,161,178,182,193,197,201],"implementation":[9],"of":[10,41,61,111,119,134,143,219],"a":[11,31,68,79,89,117,141,185,189,217],"customized":[12,84],"device":[13,44,85,120,145,163],"driver":[14,35,55,146,164],"complying":[15],"with":[16,101,176,222],"both":[17],"communication":[20,114],"protocol":[21],"and":[22,36,71,138,158,204],"CPU":[24,125,179,224],"organization":[25,38,60,126],"(single":[26],"processor,":[27],"SMP,":[28],"AMP).":[29],"Such":[30],"close":[32],"dependence":[33],"between":[34],"makes":[39],"reuse":[40],"already":[42],"existing":[43],"drivers":[45,121,174],"very":[46,69],"hard.":[47],"Designers":[48],"are":[49],"forced":[50],"to":[51,57,81,130,139,153,159,171],"manually":[52],"customize":[53],"code":[56],"any":[58],"different":[59,223],"target":[63,136,156],"platform.":[64],"This":[65,148],"results":[66],"in":[67,184,188],"time-consuming":[70],"error-prone":[72],"task.":[73],"In":[74],"this":[75],"paper,":[76],"we":[77],"propose":[78],"methodology":[80,96,211],"semi-automatically":[82],"generate":[83,160,173],"drivers,":[86],"thus":[87],"allowing":[88],"more":[90],"rapid":[91],"development.":[94],"The":[95,166,209],"exploits":[97],"testbench":[99],"provided":[100],"RTL":[103],"module":[105],"for":[106],"extracting":[107],"formal":[109],"model":[110],"protocol.":[115],"Then,":[116],"taxonomy":[118],"based":[122],"on":[123,216],"allows":[127],"system":[129],"determine":[131],"characteristics":[133],"obtain":[140],"template":[142,167],"code.":[147],"requires":[149],"some":[150],"manual":[151],"support":[152],"identify":[154],"architecture":[157],"desired":[162],"functionality.":[165],"is":[168],"used":[169],"then":[170],"automatically":[172],"compliant":[175],"1)":[177],"organization,":[180],"2)":[181],"use":[183],"simulated":[186],"or":[187],"real":[190],"platform,":[191],"3)":[192],"interrupt":[194],"support,":[195],"4)":[196],"operating":[198],"system,":[199],"5)":[200],"I/O":[202],"architecture,":[203],"6)":[205],"possible":[206],"parallel":[207],"execution.":[208],"proposed":[210],"has":[212],"been":[213],"successfully":[214],"tested":[215],"family":[218],"platforms":[221],"organizations.":[225]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}