{"id":"https://openalex.org/W2091525988","doi":"https://doi.org/10.1109/tcad.2013.2256462","title":"Routing Challenges for Designs With Super High Pin Density","display_name":"Routing Challenges for Designs With Super High Pin Density","publication_year":2013,"publication_date":"2013-08-16","ids":{"openalex":"https://openalex.org/W2091525988","doi":"https://doi.org/10.1109/tcad.2013.2256462","mag":"2091525988"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2256462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2256462","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026975930","display_name":"Xiang Qiu","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiang Qiu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Santa Barbara, CA, USA","Electr. & Comput. Eng. Dept., Univ. of California Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of California Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Santa Barbara, CA, USA","Electr. & Comput. Eng. Dept., Univ. of California Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of California Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":0.2349,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.62429121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"32","issue":"9","first_page":"1357","last_page":"1368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5509452819824219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4735735356807709},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3285176753997803}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5509452819824219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4735735356807709},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3285176753997803}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2256462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2256462","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1671229861","https://openalex.org/W1970296212","https://openalex.org/W1972510652","https://openalex.org/W2000428121","https://openalex.org/W2010747748","https://openalex.org/W2024625835","https://openalex.org/W2028954821","https://openalex.org/W2038987112","https://openalex.org/W2041176678","https://openalex.org/W2068409038","https://openalex.org/W2070686838","https://openalex.org/W2096562756","https://openalex.org/W2105616993","https://openalex.org/W2110809509","https://openalex.org/W2112813001","https://openalex.org/W2116625560","https://openalex.org/W2133918752","https://openalex.org/W2137978785","https://openalex.org/W2140800546","https://openalex.org/W2141803235","https://openalex.org/W2146306637","https://openalex.org/W2148328797","https://openalex.org/W2161125053","https://openalex.org/W2161903232","https://openalex.org/W2161906825","https://openalex.org/W2166110074","https://openalex.org/W4234740743","https://openalex.org/W6676777394","https://openalex.org/W6680745868","https://openalex.org/W6683820115"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Footprint":[0],"scaling":[1],"may":[2,37,84],"reduce":[3],"wire":[4,17,114],"lengths":[5,115],"when":[6],"more":[7],"metal":[8,70],"layers":[9,71],"are":[10,98],"available":[11,72],"for":[12,73],"routing.":[13,74,105],"To":[14],"achieve":[15],"optimal":[16],"length,":[18],"footprint":[19,102],"should":[20],"be":[21,30],"very":[22],"small":[23],"in":[24],"which":[25,53],"case":[26],"pin":[27,35,50,88],"density":[28,36,51,89],"will":[29],"extremely":[31],"high.":[32],"However,":[33],"high":[34],"lead":[38],"to":[39,58,107],"detailed":[40],"routing":[41,55,111],"failure.":[42],"We":[43,93],"demonstrate":[44],"that":[45,95],"there":[46],"is":[47],"a":[48],"threshold":[49],"beyond":[52],"standard":[54],"heuristics":[56],"fail":[57],"access":[59],"pins":[60],"on":[61],"the":[62,91],"bottom":[63],"layer,":[64],"even":[65],"with":[66,87],"unlimited":[67],"number":[68],"of":[69],"Future":[75],"technologies,":[76],"such":[77],"as":[78],"vertical":[79],"slit":[80],"field-effect":[81],"transistor":[82],"(VeSFET),":[83],"have":[85],"layouts":[86,97],"exceeding":[90],"threshold.":[92],"show":[94],"VeSFET":[96],"still":[99],"routable":[100],"within":[101],"using":[103],"two-sided":[104,110],"Compared":[106],"one-sided":[108],"routing,":[109],"achieves":[112],"shorter":[113],"and":[116,123],"fewer":[117],"vias,":[118],"hence":[119],"lower":[120],"interconnect":[121],"capacitance":[122],"better":[124],"performance.":[125]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}