{"id":"https://openalex.org/W1986431631","doi":"https://doi.org/10.1109/tcad.2013.2253155","title":"An Efficient On-Chip Test Generation Scheme Based on Programmable and Multiple Twisted-Ring Counters","display_name":"An Efficient On-Chip Test Generation Scheme Based on Programmable and Multiple Twisted-Ring Counters","publication_year":2013,"publication_date":"2013-07-15","ids":{"openalex":"https://openalex.org/W1986431631","doi":"https://doi.org/10.1109/tcad.2013.2253155","mag":"1986431631"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2253155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2253155","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057721515","display_name":"Wei-Cheng Lien","orcid":"https://orcid.org/0000-0001-6180-7148"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Cheng Lien","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028476747","display_name":"Tong-Yu Hsieh","orcid":"https://orcid.org/0000-0002-7954-5569"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tong-Yu Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080180089","display_name":"Wee-Lung Ang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wee-Lung Ang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057721515"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.6129,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83095155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"32","issue":"8","first_page":"1254","last_page":"1264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7348931431770325},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6754088401794434},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5549505352973938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5529480576515198},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.548991322517395},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5461425185203552},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.5451111793518066},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5429889559745789},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5218988060951233},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.502394437789917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4957512319087982},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44121259450912476},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.42463332414627075},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35267671942710876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33400604128837585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2532951235771179},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11987951397895813},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11018618941307068},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07256889343261719}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7348931431770325},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6754088401794434},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5549505352973938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5529480576515198},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.548991322517395},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5461425185203552},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.5451111793518066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5429889559745789},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5218988060951233},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.502394437789917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4957512319087982},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44121259450912476},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.42463332414627075},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35267671942710876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33400604128837585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2532951235771179},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11987951397895813},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11018618941307068},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07256889343261719},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2253155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2253155","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1523104994","https://openalex.org/W1547489813","https://openalex.org/W1562494186","https://openalex.org/W1562699972","https://openalex.org/W1565298707","https://openalex.org/W1849928240","https://openalex.org/W1982183843","https://openalex.org/W2023676732","https://openalex.org/W2078640572","https://openalex.org/W2107590485","https://openalex.org/W2117997243","https://openalex.org/W2118236186","https://openalex.org/W2125785026","https://openalex.org/W2128038056","https://openalex.org/W2138530143","https://openalex.org/W2146806184","https://openalex.org/W2152216207","https://openalex.org/W2156809456","https://openalex.org/W2162399819","https://openalex.org/W4246972245"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W2021253405","https://openalex.org/W1991935474","https://openalex.org/W2323083271","https://openalex.org/W2091533492","https://openalex.org/W2570882127","https://openalex.org/W2543176856","https://openalex.org/W2802691720"],"abstract_inverted_index":{"Twisted-ring-counters":[0],"(TRCs)":[1],"have":[2],"been":[3],"used":[4],"as":[5],"built-in":[6],"test":[7,38,65,75,78,88,154,182],"pattern":[8],"generators":[9],"for":[10],"high-performance":[11],"circuits":[12,131],"due":[13],"to":[14,40,49,70,98,112],"their":[15],"small":[16],"area":[17],"overhead,":[18],"low":[19],"performance":[20],"impact":[21],"and":[22,45,54,77,117,128],"simple":[23],"control":[24,52,106,119],"circuitry.":[25],"However,":[26],"previous":[27,164],"work":[28],"based":[29],"on":[30,125,134,150,181],"a":[31,60,85,99,104,141],"single,":[32],"fixed-order":[33],"TRC":[34,55,101,144,170],"often":[35],"requires":[36],"long":[37],"time":[39,76],"achieve":[41,147],"high":[42],"fault":[43],"coverage":[44],"large":[46],"storage":[47,159],"space":[48],"store":[50],"required":[51,74,115],"data":[53,79,160,183],"seeds.":[56],"In":[57],"this":[58],"paper,":[59],"novel":[61],"programmable":[62,105,143,169],"multiple-TRC-based":[63],"on-chip":[64],"generation":[66],"scheme":[67,138],"is":[68,89,121],"proposed":[69,137],"minimize":[71],"both":[72],"the":[73,114,118,136,151],"volume.":[80,184],"The":[81],"scan":[82,94],"path":[83],"of":[84,153],"circuit":[86],"under":[87],"divided":[90],"into":[91],"multiple":[92],"equal-length":[93],"segments,":[95],"each":[96],"converted":[97],"small-size":[100],"controlled":[102],"by":[103],"logic":[107],"unit.":[108],"An":[109],"efficient":[110],"algorithm":[111],"determine":[113],"seeds":[116],"vectors":[120],"developed.":[122],"Experimental":[123],"results":[124],"ISCAS'89,":[126],"ITC'99":[127],"IWLS'05":[129],"benchmark":[130],"show":[132],"that,":[133],"average,":[135],"using":[139,167],"only":[140,178],"single":[142],"design":[145],"can":[146,174],"35.58%-98.73%":[148],"reductions":[149,173],"number":[152],"application":[155],"cycles":[156],"with":[157,163,177],"smaller":[158],"volume":[161],"compared":[162],"work.":[165],"When":[166],"more":[168],"designs,":[171],"83.60%-99.59%":[172],"be":[175],"achieved":[176],"slight":[179],"increase":[180]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}