{"id":"https://openalex.org/W1967112722","doi":"https://doi.org/10.1109/tcad.2013.2238475","title":"Guest editorial: Special section on cross-domain physical optimization","display_name":"Guest editorial: Special section on cross-domain physical optimization","publication_year":2013,"publication_date":"2013-01-21","ids":{"openalex":"https://openalex.org/W1967112722","doi":"https://doi.org/10.1109/tcad.2013.2238475","mag":"1967112722"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2013.2238475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2238475","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"editorial","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","[Department of Electrical, and Computer Engineering, Texas A&M University, College Station, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"[Department of Electrical, and Computer Engineering, Texas A&M University, College Station, TX, USA]","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, School of Electrical and Computer Engineering, West Lafayette, IN, USA","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, School of Electrical and Computer Engineering, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"2","first_page":"173","last_page":"174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8466156721115112},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6944954991340637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6185232400894165},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.5012257099151611},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49671250581741333},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.4745389223098755},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.44998830556869507},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35151779651641846},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34572887420654297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3316674530506134},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.30427074432373047},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2316780984401703},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.21575534343719482},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10887709259986877}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8466156721115112},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6944954991340637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6185232400894165},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.5012257099151611},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49671250581741333},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.4745389223098755},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.44998830556869507},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35151779651641846},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34572887420654297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3316674530506134},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30427074432373047},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2316780984401703},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.21575534343719482},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10887709259986877},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2013.2238475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2013.2238475","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111251553","https://openalex.org/W3148693912","https://openalex.org/W2156069452","https://openalex.org/W2120549874","https://openalex.org/W2120659218","https://openalex.org/W4210841712","https://openalex.org/W2125521864","https://openalex.org/W2350308400","https://openalex.org/W2030503305","https://openalex.org/W2108495667"],"abstract_inverted_index":{"This":[0],"Special":[1],"Section":[2],"considers":[3,47],"several":[4],"studies":[5],"that":[6,18,46,66,86,116],"emphasize":[7],"cross-domain":[8],"physical":[9,15],"optimization.":[10],"The":[11,38,61,75,99,131],"first":[12],"paper":[13,40,63,77,101,133],"applies":[14],"optimization":[16],"techniques":[17,65],"cut":[19],"across":[20],"the":[21,34,53,57,68,103,141],"discrete":[22],"and":[23,52,96,108,124,139,147],"continuous":[24],"domains;":[25],"a":[26,42,113,119],"geometric":[27],"programming":[28],"method":[29],"is":[30],"applied":[31],"to":[32,150],"solve":[33],"classical":[35],"floorplanning":[36],"problem.":[37],"second":[39],"introduces":[41],"subfield":[43],"scheduling":[44],"approach":[45],"both":[48],"ebeam":[49,58],"lithography":[50],"throughput":[51],"thermal":[54],"effect":[55],"in":[56,128],"writing":[59],"process.":[60],"third":[62],"presents":[64],"make":[67],"circuit":[69],"layout":[70,91],"compatible":[71],"with":[72,136],"multiple-patterning":[73],"lithography.":[74],"fourth":[76],"describes":[78],"an":[79],"integrated":[80],"design":[81,107],"methodology":[82],"for":[83],"microfluidic":[84],"chips":[85],"encompasses":[87],"operation":[88],"scheduling,":[89],"chip":[90],"generation,":[92],"control":[93],"pin":[94],"assignment,":[95],"wiring":[97],"solution.":[98],"fifth":[100],"crosses":[102],"boundaries":[104],"of":[105,121,144],"datapath":[106,125],"random":[109,122],"logic;":[110],"it":[111],"proposes":[112],"placement":[114],"flow":[115],"simultaneously":[117],"places":[118],"mixture":[120],"logic":[123],"cells":[126],"found":[127],"hybrid":[129],"designs.":[130],"short":[132],"replaces":[134],"flipflops":[135],"pulsed":[137,145],"latches,":[138],"utilizes":[140],"time-borrowing":[142],"property":[143],"latches":[146],"clock":[148],"gating":[149],"achieve":[151],"power":[152],"efficiency.":[153]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}