{"id":"https://openalex.org/W2124334559","doi":"https://doi.org/10.1109/tcad.2012.2235914","title":"Scalability Analysis of Memory Consistency Models in NoC-Based Distributed Shared Memory SoCs","display_name":"Scalability Analysis of Memory Consistency Models in NoC-Based Distributed Shared Memory SoCs","publication_year":2013,"publication_date":"2013-04-17","ids":{"openalex":"https://openalex.org/W2124334559","doi":"https://doi.org/10.1109/tcad.2012.2235914","mag":"2124334559"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2235914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2235914","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071065914","display_name":"Abdul Naeem","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"A. Naeem","raw_affiliation_strings":["Department of Electronic Systems, School of Information and Communication Technology, Royal Institute of Technology (KTH), Stockholm, Sweden","Department of Electronic Systems, School of Information and Communication Technology, KTH-Royal Institute of Technology, Kista, Sweden#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, School of Information and Communication Technology, Royal Institute of Technology (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Department of Electronic Systems, School of Information and Communication Technology, KTH-Royal Institute of Technology, Kista, Sweden#TAB#","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"A. Jantsch","raw_affiliation_strings":["Department of Electronic Systems, School of Information and Communication Technology, Royal Institute of Technology (KTH), Stockholm, Sweden","Department of Electronic Systems, School of Information and Communication Technology, KTH-Royal Institute of Technology, Kista, Sweden#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, School of Information and Communication Technology, Royal Institute of Technology (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Department of Electronic Systems, School of Information and Communication Technology, KTH-Royal Institute of Technology, Kista, Sweden#TAB#","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072973899","display_name":"Zhonghai Lu","orcid":"https://orcid.org/0000-0003-0061-3475"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Zhonghai Lu","raw_affiliation_strings":["Department of Electronic Systems, School of Information and Communication Technology, Royal Institute of Technology (KTH), Stockholm, Sweden","Department of Electronic Systems, School of Information and Communication Technology, KTH-Royal Institute of Technology, Kista, Sweden#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, School of Information and Communication Technology, Royal Institute of Technology (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Department of Electronic Systems, School of Information and Communication Technology, KTH-Royal Institute of Technology, Kista, Sweden#TAB#","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071065914"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":1.9029,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8658169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"32","issue":"5","first_page":"760","last_page":"773"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7947823405265808},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.7937934398651123},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.73930424451828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7216886281967163},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.6928098201751709},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.6373211145401001},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6278625130653381},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5189759135246277},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46458083391189575},{"id":"https://openalex.org/keywords/weak-consistency","display_name":"Weak consistency","score":0.4551025927066803},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4455278813838959},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39175379276275635},{"id":"https://openalex.org/keywords/strong-consistency","display_name":"Strong consistency","score":0.37222349643707275},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3282318115234375},{"id":"https://openalex.org/keywords/data-consistency","display_name":"Data consistency","score":0.2504132390022278},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.24223729968070984},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.20443326234817505},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.18635231256484985},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.15773597359657288},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1316385567188263},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0944429337978363},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.07748478651046753}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7947823405265808},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.7937934398651123},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.73930424451828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7216886281967163},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.6928098201751709},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.6373211145401001},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6278625130653381},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5189759135246277},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46458083391189575},{"id":"https://openalex.org/C122377713","wikidata":"https://www.wikidata.org/wiki/Q4422799","display_name":"Weak consistency","level":4,"score":0.4551025927066803},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4455278813838959},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39175379276275635},{"id":"https://openalex.org/C31388003","wikidata":"https://www.wikidata.org/wiki/Q7624548","display_name":"Strong consistency","level":3,"score":0.37222349643707275},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3282318115234375},{"id":"https://openalex.org/C93361087","wikidata":"https://www.wikidata.org/wiki/Q4426698","display_name":"Data consistency","level":2,"score":0.2504132390022278},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.24223729968070984},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.20443326234817505},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.18635231256484985},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.15773597359657288},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1316385567188263},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0944429337978363},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.07748478651046753},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2012.2235914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2235914","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.417.108","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.417.108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.it.kth.se/~axel/papers/2013/AbdulNaeem-TCAD.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W322821155","https://openalex.org/W1850405760","https://openalex.org/W1994225686","https://openalex.org/W2027243314","https://openalex.org/W2038229768","https://openalex.org/W2044887272","https://openalex.org/W2050487400","https://openalex.org/W2054739713","https://openalex.org/W2085773946","https://openalex.org/W2091085450","https://openalex.org/W2092816328","https://openalex.org/W2113116043","https://openalex.org/W2113751407","https://openalex.org/W2114995630","https://openalex.org/W2116454140","https://openalex.org/W2117665131","https://openalex.org/W2127547524","https://openalex.org/W2127780771","https://openalex.org/W2128771606","https://openalex.org/W2133373086","https://openalex.org/W2135430119","https://openalex.org/W2135741511","https://openalex.org/W2140415683","https://openalex.org/W2140643961","https://openalex.org/W2150007674","https://openalex.org/W2151032144","https://openalex.org/W2163099178","https://openalex.org/W2166926483","https://openalex.org/W2170293694","https://openalex.org/W2172229451","https://openalex.org/W2176864362","https://openalex.org/W2484405987","https://openalex.org/W2999610704","https://openalex.org/W3143472587","https://openalex.org/W3149658335","https://openalex.org/W4236792899","https://openalex.org/W4237835763","https://openalex.org/W4244583165","https://openalex.org/W4248342989","https://openalex.org/W4254609167","https://openalex.org/W4312364354","https://openalex.org/W6611169702","https://openalex.org/W6673310382","https://openalex.org/W6685672314","https://openalex.org/W6829597191"],"related_works":["https://openalex.org/W2044887272","https://openalex.org/W246909719","https://openalex.org/W2066463092","https://openalex.org/W2017397930","https://openalex.org/W2036306661","https://openalex.org/W118795575","https://openalex.org/W1906213980","https://openalex.org/W1979030370","https://openalex.org/W2155075096","https://openalex.org/W2366133219"],"abstract_inverted_index":{"We":[0],"analyze":[1],"the":[2,76,96,99,104,113,129,134,138,142,155,160,166,172,178,190,193,203,207,218],"scalability":[3,58],"of":[4,69,171],"six":[5],"memory":[6,14,149,209],"consistency":[7,20,24,28,43],"models":[8,111,150,176,210],"in":[9,112,189,202],"network-on-chip":[10],"(NoC)-based":[11],"distributed":[12],"shared":[13],"multicore":[15,83],"systems:":[16],"1)":[17],"protected":[18],"release":[19,23],"(PRC);":[21],"2)":[22],"(RC);":[25],"3)":[26],"weak":[27],"(WC);":[29],"4)":[30],"partial":[31],"store":[32,37],"ordering":[33,38],"(PSO);":[34],"5)":[35],"total":[36],"(TSO);":[39],"and":[40,53,90,109,126,162,174],"6)":[41],"sequential":[42],"(SC).":[44],"Their":[45],"realizations":[46],"are":[47],"based":[48,61],"on":[49,62,66,159],"a":[50,86,91],"transaction":[51],"counter":[52],"an":[54],"address-stack-based":[55],"approach.":[56],"The":[57,168,199],"analysis":[59],"is":[60,119,195,211],"different":[63,72],"workloads":[64],"mapped":[65],"various":[67],"sizes":[68],"networks":[70],"using":[71],"problem":[73],"sizes.":[74],"For":[75,133],"experiments,":[77,191],"we":[78],"use":[79],"Nostrum":[80],"NoC-based":[81],"configurable":[82],"platform":[84],"with":[85,152],"2-D":[87],"mesh":[88],"topology":[89],"deflection":[92],"routing":[93],"algorithm.":[94],"Under":[95],"synthetic":[97],"workloads,":[98,136],"average":[100,143],"execution":[101,144],"time":[102,145],"for":[103,206],"PRC,":[105],"RC,":[106],"WC,":[107],"PSO,":[108],"TSO":[110],"8":[114,116],"\u00d7":[115],"network":[117,139,204],"(64-cores)":[118],"reduced":[120],"by":[121,213],"32.3%,":[122],"28.3%,":[123],"20.1%,":[124],"13.8%,":[125],"9.9%":[127],"over":[128,177,217],"SC":[130,156,179,219],"model,":[131],"respectively.":[132],"application":[135,161],"as":[137,187],"size":[140],"grows,":[141],"under":[146],"these":[147],"relaxed":[148,208],"decreases":[151],"respect":[153],"to":[154,165,182],"model":[157,180],"depending":[158],"its":[163],"match":[164],"architecture.":[167],"performance":[169],"improvement":[170],"PRC":[173],"RC":[175],"tends":[181],"be":[183],"higher":[184],"than":[185,215],"50%":[186],"observed":[188],"when":[192],"system":[194],"further":[196],"scaled":[197],"up.":[198],"area":[200],"cost":[201],"interface":[205],"increased":[212],"less":[214],"4%":[216],"model.":[220]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}