{"id":"https://openalex.org/W2066558313","doi":"https://doi.org/10.1109/tcad.2012.2235913","title":"Latch-Based Performance Optimization for Field-Programmable Gate Arrays","display_name":"Latch-Based Performance Optimization for Field-Programmable Gate Arrays","publication_year":2013,"publication_date":"2013-04-17","ids":{"openalex":"https://openalex.org/W2066558313","doi":"https://doi.org/10.1109/tcad.2012.2235913","mag":"2066558313"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2235913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2235913","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112559392","display_name":"Bill Teng","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bill Teng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. H. Anderson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2002,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.81901377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"32","issue":"5","first_page":"667","last_page":"680"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.7492420673370361},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7416971921920776},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7248557806015015},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6840966939926147},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6693797707557678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5730053782463074},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5413361191749573},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5267754793167114},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5249809622764587},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5137394666671753},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4904603660106659},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.44824302196502686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3983577787876129},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.34640032052993774},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34555524587631226},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30340760946273804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22530105710029602},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20469847321510315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19708189368247986},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1361050307750702}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.7492420673370361},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7416971921920776},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7248557806015015},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6840966939926147},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6693797707557678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5730053782463074},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5413361191749573},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5267754793167114},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5249809622764587},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5137394666671753},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4904603660106659},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.44824302196502686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3983577787876129},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.34640032052993774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34555524587631226},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30340760946273804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22530105710029602},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20469847321510315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19708189368247986},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1361050307750702},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2235913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2235913","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1969625919","https://openalex.org/W1983093080","https://openalex.org/W1999062853","https://openalex.org/W2001824086","https://openalex.org/W2011778848","https://openalex.org/W2014316444","https://openalex.org/W2014965059","https://openalex.org/W2035847677","https://openalex.org/W2049960281","https://openalex.org/W2066408410","https://openalex.org/W2087656024","https://openalex.org/W2096222541","https://openalex.org/W2111485030","https://openalex.org/W2114835190","https://openalex.org/W2118482092","https://openalex.org/W2118653269","https://openalex.org/W2124438715","https://openalex.org/W2126845391","https://openalex.org/W2133712953","https://openalex.org/W2141470955","https://openalex.org/W2144786659","https://openalex.org/W2156162117","https://openalex.org/W2157485453","https://openalex.org/W2165108765","https://openalex.org/W2168528377","https://openalex.org/W2169417961","https://openalex.org/W2169827315","https://openalex.org/W2275304190","https://openalex.org/W3150606089","https://openalex.org/W4234365927","https://openalex.org/W4248668797","https://openalex.org/W4250939969","https://openalex.org/W6684885144"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W1999924508","https://openalex.org/W1608654372","https://openalex.org/W2148462217","https://openalex.org/W2151287729","https://openalex.org/W3006003651"],"abstract_inverted_index":{"We":[0,60,113],"explore":[1],"using":[2,123],"pulsed":[3,124],"latches":[4,14,17,31,69],"for":[5,40,70],"timing":[6,41],"optimization":[7,42],"in":[8,96,130],"field-programmable":[9],"gate":[10],"arrays":[11],"(FPGAs).":[12],"Pulsed":[13],"are":[15,32,132],"transparent":[16],"driven":[18],"by":[19,102,134],"a":[20,23],"clock":[21,56,94],"with":[22,51,68],"nonstandard":[24],"(i.e.,":[25],"not":[26],"50%)":[27],"duty":[28],"cycle.":[29],"As":[30],"already":[33,86],"present":[34],"on":[35,85,104],"commercial":[36],"FPGAs,":[37],"their":[38],"use":[39],"can":[43],"avoid":[44],"the":[45,91,120,136],"power":[46],"or":[47,77,109],"area":[48,107],"drawbacks":[49],"associated":[50],"other":[52],"techniques":[53],"such":[54],"as":[55],"skew":[57,95],"and":[58,99,126],"retiming.":[59],"propose":[61],"algorithms":[62],"that":[63,115,127],"automatically":[64],"replace":[65],"certain":[66,139],"flip-flops":[67],"performance":[71,101,131],"gains.":[72],"Under":[73],"conservative":[74],"short":[75,116,140],"path":[76],"minimum":[78],"delay":[79,137],"assumptions,":[80],"our":[81],"latch-based":[82],"optimization,":[83],"operating":[84],"routed":[87],"designs,":[88],"provides":[89],"all":[90],"benefit":[92],"of":[93,122,138],"most":[97],"cases":[98],"increases":[100],"9%,":[103],"average,":[105],"without":[106],"penalties":[108],"significant":[110],"netlist":[111],"changes.":[112],"show":[114],"paths":[117],"greatly":[118],"hinder":[119],"ability":[121],"latches,":[125],"further":[128],"improvements":[129],"possible":[133],"increasing":[135],"paths.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}