{"id":"https://openalex.org/W2083156195","doi":"https://doi.org/10.1109/tcad.2012.2234826","title":"Symbolic Matching and Constraint Generation for Systematic Comparison of Analog Circuits","display_name":"Symbolic Matching and Constraint Generation for Systematic Comparison of Analog Circuits","publication_year":2013,"publication_date":"2013-03-15","ids":{"openalex":"https://openalex.org/W2083156195","doi":"https://doi.org/10.1109/tcad.2012.2234826","mag":"2083156195"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2234826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2234826","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059519648","display_name":"Cristian Ferent","orcid":null},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cristian Ferent","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY, USA","Dept. of Electr. & Comput. Eng., Stony Brook Univ. - SUNY, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526","https://openalex.org/I1327163397"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Stony Brook Univ. - SUNY, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Doboli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY, USA","Dept. of Electr. & Comput. Eng., Stony Brook Univ. - SUNY, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526","https://openalex.org/I1327163397"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Stony Brook Univ. - SUNY, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.0533,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.92075112,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"32","issue":"4","first_page":"616","last_page":"629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7367170453071594},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7283150553703308},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6543340682983398},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.638626217842102},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6092578768730164},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5534347891807556},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.42757388949394226},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19358143210411072},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18978005647659302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18050524592399597}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7367170453071594},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7283150553703308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543340682983398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.638626217842102},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6092578768730164},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5534347891807556},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.42757388949394226},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19358143210411072},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18978005647659302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18050524592399597},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2234826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2234826","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W629081364","https://openalex.org/W1570007728","https://openalex.org/W1814166810","https://openalex.org/W1996190198","https://openalex.org/W2005576171","https://openalex.org/W2032733423","https://openalex.org/W2033048318","https://openalex.org/W2039300364","https://openalex.org/W2040622301","https://openalex.org/W2061583850","https://openalex.org/W2078592402","https://openalex.org/W2096464083","https://openalex.org/W2102076151","https://openalex.org/W2104339053","https://openalex.org/W2106476087","https://openalex.org/W2107651130","https://openalex.org/W2119695238","https://openalex.org/W2122091217","https://openalex.org/W2123947147","https://openalex.org/W2124927125","https://openalex.org/W2126639080","https://openalex.org/W2131126928","https://openalex.org/W2133428059","https://openalex.org/W2138908842","https://openalex.org/W2141461755","https://openalex.org/W2141776905","https://openalex.org/W2142100952","https://openalex.org/W2145686284","https://openalex.org/W2148785438","https://openalex.org/W2159012745","https://openalex.org/W2159113012","https://openalex.org/W2159651350","https://openalex.org/W2166487911","https://openalex.org/W4235520416","https://openalex.org/W4238151764","https://openalex.org/W4246951696","https://openalex.org/W4249003824"],"related_works":["https://openalex.org/W2012368057","https://openalex.org/W2784229889","https://openalex.org/W2104776843","https://openalex.org/W1608165003","https://openalex.org/W2946960072","https://openalex.org/W1990832724","https://openalex.org/W1560767115","https://openalex.org/W2513086030","https://openalex.org/W1990927148","https://openalex.org/W2083156195"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"automated":[4],"technique":[5,70,112],"for":[6,44,60,113],"systematically":[7],"generating":[8],"comparison":[9,16,40],"data":[10,17,41],"between":[11],"two":[12],"analog":[13,117],"circuits.":[14,108],"The":[15,39,69,91],"presents":[18],"the":[19,26,48,74,80,85,96,103,107,111],"similar":[20,88],"and":[21,37,50,63,65,76],"distinguishing":[22],"performance":[23,94],"characteristics":[24,105],"of":[25,53,73,79,95,106,116],"circuits":[27,82],"with":[28,87],"respect":[29],"to":[30,83,101],"DC-gain,":[31],"bandwidth,":[32],"common-mode":[33],"rejection":[34],"ratio,":[35],"noise,":[36],"sensitivity.":[38],"is":[42,99],"important":[43],"getting":[45],"insight":[46],"into":[47],"common":[49],"unique":[51],"benefits":[52],"a":[54,114],"circuit,":[55],"selecting":[56],"fitting":[57],"circuit":[58,67,118],"topologies":[59,75],"system":[61],"design,":[62],"refining":[64],"optimizing":[66],"topologies.":[68],"utilizes":[71],"matching":[72],"symbolic":[77],"expressions":[78],"compared":[81],"find":[84],"nodes":[86,98],"electric":[89],"behavior.":[90],"impact":[92],"on":[93],"unmatched":[97],"used":[100],"express":[102],"differentiating":[104],"Experiments":[109],"illustrate":[110],"pair":[115],"designs.":[119]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}