{"id":"https://openalex.org/W2007678974","doi":"https://doi.org/10.1109/tcad.2012.2228305","title":"On Timing Model Extraction and Hierarchical Statistical Timing Analysis","display_name":"On Timing Model Extraction and Hierarchical Statistical Timing Analysis","publication_year":2013,"publication_date":"2013-02-14","ids":{"openalex":"https://openalex.org/W2007678974","doi":"https://doi.org/10.1109/tcad.2012.2228305","mag":"2007678974"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2228305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2228305","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1705.04981","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100451231","display_name":"Bing Li","orcid":"https://orcid.org/0000-0001-9752-7201"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bing Li","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100446689","display_name":"Ning Chen","orcid":"https://orcid.org/0000-0002-0032-9012"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ning Chen","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100668456","display_name":"Yang Xu","orcid":"https://orcid.org/0000-0002-6679-8540"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yang Xu","raw_affiliation_strings":["Intel Mobile Communications, Neubiberg, Germany","Intel Mobile Communication, Neubiberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]},{"raw_affiliation_string":"Intel Mobile Communication, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4402,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.83476262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"32","issue":"3","first_page":"367","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.8898043632507324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7225726842880249},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6446573734283447},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5703778266906738},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4643875062465668},{"id":"https://openalex.org/keywords/correlation","display_name":"Correlation","score":0.4540957808494568},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27322012186050415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24804148077964783},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12466937303543091}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.8898043632507324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7225726842880249},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6446573734283447},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5703778266906738},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4643875062465668},{"id":"https://openalex.org/C117220453","wikidata":"https://www.wikidata.org/wiki/Q5172842","display_name":"Correlation","level":2,"score":0.4540957808494568},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27322012186050415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24804148077964783},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12466937303543091},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2012.2228305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2228305","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:1705.04981","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1705.04981","pdf_url":"https://arxiv.org/pdf/1705.04981","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1705.04981","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1705.04981","pdf_url":"https://arxiv.org/pdf/1705.04981","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W1567067363","https://openalex.org/W1963746503","https://openalex.org/W1965867042","https://openalex.org/W1967709031","https://openalex.org/W1979312443","https://openalex.org/W2016319577","https://openalex.org/W2028454450","https://openalex.org/W2047222183","https://openalex.org/W2095765930","https://openalex.org/W2095804030","https://openalex.org/W2101203558","https://openalex.org/W2112662324","https://openalex.org/W2113557950","https://openalex.org/W2121437951","https://openalex.org/W2121675760","https://openalex.org/W2123021960","https://openalex.org/W2126564504","https://openalex.org/W2127513491","https://openalex.org/W2130287272","https://openalex.org/W2132844001","https://openalex.org/W2134467098","https://openalex.org/W2141222031","https://openalex.org/W2141654366","https://openalex.org/W2142213725","https://openalex.org/W2142599304","https://openalex.org/W2147742057","https://openalex.org/W2149752951","https://openalex.org/W2149920339","https://openalex.org/W2154018883","https://openalex.org/W2155014551","https://openalex.org/W2157210245","https://openalex.org/W2159888461","https://openalex.org/W2163262735","https://openalex.org/W2165740397","https://openalex.org/W2170755326","https://openalex.org/W2180470884","https://openalex.org/W2752885492","https://openalex.org/W3098912510","https://openalex.org/W3151924457","https://openalex.org/W4210387736","https://openalex.org/W4233009716","https://openalex.org/W4233178071","https://openalex.org/W4236097829","https://openalex.org/W4236633873","https://openalex.org/W4237084751","https://openalex.org/W4237955880","https://openalex.org/W4238424602","https://openalex.org/W4246743157","https://openalex.org/W4246922879","https://openalex.org/W4247329023","https://openalex.org/W4250773463","https://openalex.org/W4251935962","https://openalex.org/W4285719527","https://openalex.org/W6634118800","https://openalex.org/W6641173315","https://openalex.org/W6641769798","https://openalex.org/W6641884055","https://openalex.org/W6675296684","https://openalex.org/W6682621755"],"related_works":["https://openalex.org/W1569705806","https://openalex.org/W3168383044","https://openalex.org/W2237711431","https://openalex.org/W2409361203","https://openalex.org/W2135304146","https://openalex.org/W4231811236","https://openalex.org/W2370249666","https://openalex.org/W2908473507","https://openalex.org/W4230512219","https://openalex.org/W2030835619"],"abstract_inverted_index":{"In":[0,123],"this":[1],"paper,":[2],"we":[3,51,125],"investigate":[4,126],"the":[5,35,42,70,114,117,121,130,135,140,143,150,167,172],"challenges":[6],"of":[7,37,72,116,142,174],"applying":[8,166],"statistical":[9,175],"static":[10],"timing":[11,56,68,74,100,108,132,152,158,176],"analysis":[12,75,159,177],"in":[13,120],"hierarchical":[14],"design":[15,27,38],"flow,":[16],"where":[17],"modules":[18,97,119],"supplied":[19],"by":[20],"IP":[21,30,83],"vendors":[22,84],"are":[23,85],"used":[24],"to":[25,33,128,138],"hide":[26],"details":[28,81],"for":[29,54,93],"protection":[31],"and":[32,39,49,61,154],"reduce":[34],"complexity":[36],"verification.":[40],"For":[41],"three":[43],"basic":[44],"circuit":[45,80,169],"types,":[46],"combinational,":[47],"flip-flop-based,":[48],"latch-controlled,":[50],"propose":[52,90],"methods":[53],"extracting":[55],"models":[57,109,133,153],"that":[58,148],"contain":[59],"interfacing":[60],"compressed":[62],"internal":[63],"constraints.":[64],"Using":[65],"these":[66],"compact":[67],"models,":[69],"runtime":[71],"full-chip":[73,99,157],"can":[76,160],"be":[77,105,161],"reduced,":[78],"while":[79,171],"from":[82],"not":[86],"exposed.":[87],"We":[88],"also":[89],"a":[91],"method":[92],"reconstructing":[94],"correlation":[95,103,137,156],"between":[96],"during":[98],"analysis.":[101],"This":[102],"cannot":[104],"incorporated":[106],"into":[107],"because":[110],"it":[111],"depends":[112],"on":[113],"layout":[115],"corresponding":[118],"chip.":[122],"addition,":[124],"how":[127],"apply":[129],"extracted":[131,151],"with":[134],"reconstructed":[136,155],"evaluate":[139],"performance":[141],"complete":[144],"design.":[145],"Experiments":[146],"demonstrate":[147],"using":[149],"several":[162],"times":[163],"faster":[164],"than":[165],"flattened":[168],"directly,":[170],"accuracy":[173],"is":[178],"still":[179],"well":[180],"maintained.":[181]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}