{"id":"https://openalex.org/W2133024677","doi":"https://doi.org/10.1109/tcad.2012.2226585","title":"A Method to Construct Low Delay Single Error Correction Codes for Protecting Data Bits Only","display_name":"A Method to Construct Low Delay Single Error Correction Codes for Protecting Data Bits Only","publication_year":2013,"publication_date":"2013-02-14","ids":{"openalex":"https://openalex.org/W2133024677","doi":"https://doi.org/10.1109/tcad.2012.2226585","mag":"2133024677"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2226585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2226585","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["University of Rome Tor Vergata, Rome, Italy","Univ. of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Univ. of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["University of Rome Tor Vergata, Rome, Italy","Univ. of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Univ. of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.523,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.93372787,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"32","issue":"3","first_page":"479","last_page":"483"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7398499846458435},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6377872228622437},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5605663061141968},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5529136061668396},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5369747281074524},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5334387421607971},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5167250037193298},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.5091482996940613},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4973948299884796},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4912821650505066},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3466587960720062},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33555006980895996},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17162734270095825},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06801867485046387}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7398499846458435},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6377872228622437},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5605663061141968},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5529136061668396},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5369747281074524},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5334387421607971},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5167250037193298},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.5091482996940613},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4973948299884796},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4912821650505066},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3466587960720062},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33555006980895996},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17162734270095825},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06801867485046387},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tcad.2012.2226585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2226585","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.352.9640","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.352.9640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dftgroup.uniroma2.it/data/media/tcad13.pdf","raw_type":"text"},{"id":"pmh:oai:art.torvergata.it:2108/94314","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/94314","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1523440","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1523440","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/a6ab4f7c-f5fc-4a25-bf33-db235cf501e2","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=84874613383&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reviriego , P , Pontarelli , S , Maestro , J A & Ottavi , M 2013 , ' A method to construct low delay single error correction codes for protecting data bits only ' , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 32 , no. 3 , 6461988 , pp. 479-483 . https://doi.org/10.1109/TCAD.2012.2226585","raw_type":"article"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/a6ab4f7c-f5fc-4a25-bf33-db235cf501e2","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/a6ab4f7c-f5fc-4a25-bf33-db235cf501e2","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reviriego, P, Pontarelli, S, Maestro, J A & Ottavi, M 2013, 'A method to construct low delay single error correction codes for protecting data bits only', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 3, 6461988, pp. 479-483. https://doi.org/10.1109/TCAD.2012.2226585","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1980073965","https://openalex.org/W2021708499","https://openalex.org/W2025474944","https://openalex.org/W2038721103","https://openalex.org/W2105608093","https://openalex.org/W2108890712","https://openalex.org/W2114231107","https://openalex.org/W2120000030","https://openalex.org/W2127178251","https://openalex.org/W2154138727","https://openalex.org/W2160451204","https://openalex.org/W2342204193","https://openalex.org/W2942537621"],"related_works":["https://openalex.org/W3203142394","https://openalex.org/W4390516098","https://openalex.org/W2161474341","https://openalex.org/W4302615923","https://openalex.org/W2181948922","https://openalex.org/W1974101135","https://openalex.org/W2351061015","https://openalex.org/W2980068837","https://openalex.org/W1963637513","https://openalex.org/W2098872742"],"abstract_inverted_index":{"Error":[0],"correction":[1,17],"codes":[2,19,38,67,93,158,182],"(ECCs)":[3],"have":[4,97],"been":[5],"used":[6,69,130],"for":[7,31,95,128,173,197],"decades":[8],"to":[9,41,70,121,151,210],"protect":[10,71],"memories":[11,96],"from":[12],"soft":[13,56],"errors.":[14],"Single":[15],"error":[16,24,45],"(SEC)":[18],"that":[20,159,179],"can":[21,142],"correct":[22,160],"1-bit":[23],"per":[25],"word":[26,123],"are":[27,39,48,68,119],"a":[28,62,114,149],"common":[29],"option":[30],"memory":[32,115],"protection.":[33],"In":[34,146],"some":[35],"cases,":[36],"SEC":[37,66,90,155,191],"extended":[40],"also":[42,60,205],"provide":[43],"double":[44],"detection":[46],"and":[47,87,203],"known":[49],"as":[50,116],"SEC-DED":[51,92,157,193],"codes.":[52,194,212],"As":[53],"technology":[54],"scales,":[55],"errors":[57,161],"on":[58,99,163],"registers":[59,129],"became":[61],"concern":[63],"and,":[64],"therefore,":[65],"registers.":[72],"The":[73,169,195],"use":[74],"of":[75,84,103,200],"an":[76],"ECC":[77,141],"impacts":[78],"the":[79,101,108,125,134,140,164,180,198,201],"circuit":[80],"design":[81],"in":[82,113,124,131],"terms":[83],"both":[85],"delay":[86,135,154,185],"area.":[88],"Traditional":[89],"or":[91,136,156,192],"developed":[94],"focused":[98],"minimizing":[100,133],"number":[102],"redundant":[104],"bits":[105,118,166],"added":[106,120],"by":[107,139],"code.":[109],"This":[110],"is":[111,167,171],"important":[112],"those":[117],"each":[122],"memory.":[126],"However,":[127],"circuits,":[132],"area":[137,199],"introduced":[138],"be":[143],"more":[144],"important.":[145],"this":[147],"paper,":[148],"method":[150,170],"construct":[152],"low":[153],"only":[162],"data":[165,175],"proposed.":[168],"evaluated":[172],"several":[174],"block":[176],"sizes,":[177],"showing":[178],"new":[181],"offer":[183],"significant":[184],"reductions":[186],"when":[187],"compared":[188,209],"with":[189],"traditional":[190],"results":[196],"encoder":[202],"decoder":[204],"show":[206],"substantial":[207],"savings":[208],"existing":[211]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}