{"id":"https://openalex.org/W2103937095","doi":"https://doi.org/10.1109/tcad.2012.2226457","title":"Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization","display_name":"Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization","publication_year":2013,"publication_date":"2013-06-14","ids":{"openalex":"https://openalex.org/W2103937095","doi":"https://doi.org/10.1109/tcad.2012.2226457","mag":"2103937095"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2226457","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2226457","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":"https://orcid.org/0000-0003-2292-2308"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"M. P-H Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077119944","display_name":"Yi-Ting He","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ting He","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020085551","display_name":"Victoria Hsiao","orcid":"https://orcid.org/0000-0001-9297-1522"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"V. W-H Hsiao","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052852714","display_name":"Rong-Guey Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rong-Guey Chang","raw_affiliation_strings":["Department of Computer Science and Engineering, and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","Dept. of Comput. Sci. & Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015308343","display_name":"Shuenn-Yuh Lee","orcid":"https://orcid.org/0000-0002-9757-1410"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shuenn-Yuh Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5020643571"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":5.0412,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.95710915,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"32","issue":"7","first_page":"991","last_page":"1002"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.9595687985420227},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.750200629234314},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.6964690089225769},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6812421679496765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5740916728973389},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.573390781879425},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.5398344993591309},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4826124608516693},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.463091641664505},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4306229054927826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26177412271499634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19865605235099792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1478377878665924},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1260809302330017},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12323057651519775},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11623573303222656},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09526944160461426}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.9595687985420227},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.750200629234314},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.6964690089225769},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6812421679496765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5740916728973389},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.573390781879425},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.5398344993591309},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4826124608516693},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.463091641664505},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4306229054927826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26177412271499634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19865605235099792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1478377878665924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1260809302330017},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12323057651519775},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11623573303222656},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09526944160461426},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2226457","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2226457","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324663","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1566916904","https://openalex.org/W1831130662","https://openalex.org/W1976154696","https://openalex.org/W2015090561","https://openalex.org/W2016160133","https://openalex.org/W2024060531","https://openalex.org/W2034646262","https://openalex.org/W2042482238","https://openalex.org/W2045697850","https://openalex.org/W2091296019","https://openalex.org/W2096760280","https://openalex.org/W2098414328","https://openalex.org/W2108229403","https://openalex.org/W2110389631","https://openalex.org/W2126996785","https://openalex.org/W2127348879","https://openalex.org/W2131790405","https://openalex.org/W2136219890","https://openalex.org/W2138398184","https://openalex.org/W2143674501","https://openalex.org/W2157680838","https://openalex.org/W2162005677","https://openalex.org/W2162637605","https://openalex.org/W2163310585","https://openalex.org/W2546553452","https://openalex.org/W2798566347","https://openalex.org/W3150574859","https://openalex.org/W4231501498","https://openalex.org/W4237435002","https://openalex.org/W4246219036","https://openalex.org/W4246314750","https://openalex.org/W4249900664","https://openalex.org/W6638598875","https://openalex.org/W6673536295","https://openalex.org/W6728994615"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W2999380399","https://openalex.org/W4210807885","https://openalex.org/W2248915580","https://openalex.org/W2059163921","https://openalex.org/W2051045034","https://openalex.org/W63447294","https://openalex.org/W4304890870"],"abstract_inverted_index":{"In":[0],"analog":[1],"layout":[2,66,93],"design,":[3],"the":[4,13,17,21,31,36,45,55,71,87,90,103,112,119,132],"accuracy":[5],"of":[6,30,39,106],"capacitance":[7],"ratios":[8],"correlates":[9],"closely":[10],"with":[11],"both":[12],"matching":[14,37,62,104,134],"properties":[15,38,105],"among":[16],"ratioed":[18,91],"capacitors":[19],"and":[20,96,110,127,130],"induced":[22,46,113],"parasitics":[23,47],"due":[24],"to":[25,60,100],"interconnecting":[26],"wires.":[27],"However,":[28],"most":[29],"previous":[32],"works":[33],"only":[34],"emphasized":[35],"a":[40,74,107],"common-centroid":[41,64,76,108],"placement,":[42],"but":[43],"ignored":[44],"after":[48,136],"it":[49],"is":[50,83],"routed.":[51],"This":[52],"paper":[53],"addresses":[54],"parasitic":[56],"issue":[57],"in":[58],"addition":[59],"device":[61],"during":[63],"capacitor":[65,92],"generation.":[67],"To":[68],"effectively":[69],"minimize":[70,111],"routing-induced":[72,128],"parasitics,":[73,129],"novel":[75],"placement":[77,88,109],"style,":[78,89],"distributed":[79],"connected":[80],"unit":[81],"capacitors,":[82],"presented.":[84],"Based":[85],"on":[86],"generation":[94],"flow":[95],"algorithms":[97],"are":[98],"proposed":[99,120],"simultaneously":[101],"optimize":[102],"parasitics.":[114],"Experimental":[115],"results":[116],"show":[117],"that":[118],"approach":[121],"can":[122],"greatly":[123],"reduce":[124],"area,":[125],"wirelength,":[126],"guarantee":[131],"best":[133],"quality":[135],"routing.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}