{"id":"https://openalex.org/W2169566541","doi":"https://doi.org/10.1109/tcad.2012.2226456","title":"Match and Replace: A Functional ECO Engine for Multierror Circuit Rectification","display_name":"Match and Replace: A Functional ECO Engine for Multierror Circuit Rectification","publication_year":2013,"publication_date":"2013-02-14","ids":{"openalex":"https://openalex.org/W2169566541","doi":"https://doi.org/10.1109/tcad.2012.2226456","mag":"2169566541"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2226456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2226456","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088293566","display_name":"Shao\u2010Lun Huang","orcid":"https://orcid.org/0000-0003-2827-4022"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Lun Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103456738","display_name":"Wei\u2010Hsun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Wei-Hsun Lin","raw_affiliation_strings":["Cadence Design System, San Jose, CA, USA","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design System, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113694163","display_name":"Po-Kai Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Kai Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069922390","display_name":"Chung-Yang Huang","orcid":"https://orcid.org/0009-0000-8712-6957"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Yang Huang","raw_affiliation_strings":["Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5572,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.84317719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"32","issue":"3","first_page":"467","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6889916062355042},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6513925194740295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6475024223327637},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5242017507553101},{"id":"https://openalex.org/keywords/functional-equivalence","display_name":"Functional equivalence","score":0.5156099200248718},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4904003143310547},{"id":"https://openalex.org/keywords/rectification","display_name":"Rectification","score":0.46563616394996643},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.46100375056266785},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.46037939190864563},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.4405207335948944},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36853575706481934},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34636813402175903},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21144750714302063},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18046504259109497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18011930584907532},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07975384593009949}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6889916062355042},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6513925194740295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6475024223327637},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5242017507553101},{"id":"https://openalex.org/C2988012377","wikidata":"https://www.wikidata.org/wiki/Q29966452","display_name":"Functional equivalence","level":2,"score":0.5156099200248718},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4904003143310547},{"id":"https://openalex.org/C50942859","wikidata":"https://www.wikidata.org/wiki/Q4967193","display_name":"Rectification","level":3,"score":0.46563616394996643},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.46100375056266785},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.46037939190864563},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.4405207335948944},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36853575706481934},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34636813402175903},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21144750714302063},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18046504259109497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18011930584907532},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07975384593009949},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2226456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2226456","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1612810659","https://openalex.org/W1965259933","https://openalex.org/W1987662327","https://openalex.org/W2042813319","https://openalex.org/W2058698066","https://openalex.org/W2069560114","https://openalex.org/W2095698047","https://openalex.org/W2096541971","https://openalex.org/W2113152666","https://openalex.org/W2115967254","https://openalex.org/W2121954536","https://openalex.org/W2123894200","https://openalex.org/W2124007265","https://openalex.org/W2127735256","https://openalex.org/W2134717767","https://openalex.org/W2137035823","https://openalex.org/W2142431846","https://openalex.org/W2148392148","https://openalex.org/W2157030859","https://openalex.org/W2157878629","https://openalex.org/W2163027960","https://openalex.org/W2164038636","https://openalex.org/W2295683841","https://openalex.org/W2560525892","https://openalex.org/W3140615012","https://openalex.org/W3148003985","https://openalex.org/W3149449729","https://openalex.org/W4230124513","https://openalex.org/W4235188625","https://openalex.org/W4243399171","https://openalex.org/W4246399691","https://openalex.org/W4255265751","https://openalex.org/W4255371118","https://openalex.org/W6665376055","https://openalex.org/W6681257485"],"related_works":["https://openalex.org/W3118866054","https://openalex.org/W2056882394","https://openalex.org/W2379789703","https://openalex.org/W2383806832","https://openalex.org/W2050092215","https://openalex.org/W2391201265","https://openalex.org/W2392210095","https://openalex.org/W2384861189","https://openalex.org/W2391858393","https://openalex.org/W2366800561"],"abstract_inverted_index":{"Functional":[0],"engineering":[1],"change":[2],"order":[3],"(ECO)":[4],"is":[5,86],"a":[6,20,37,95],"popular":[7],"technique":[8,93],"for":[9,28],"rectifying":[10],"design":[11],"errors":[12],"after":[13],"synthesis":[14],"and":[15,68,78,94,105],"placement":[16],"stages.":[17],"We":[18],"present":[19],"new":[21],"approach":[22,39],"to":[23],"generating":[24],"the":[25,43,53,58,76,79,83,89],"patch":[26,55,84],"circuits":[27,48,56,73,107],"multierror":[29],"circuit":[30],"rectification.":[31],"In":[32],"this":[33,64,110],"paper,":[34],"we":[35],"propose":[36],"two-phase":[38],"of:":[40],"1)":[41],"discovering":[42],"functional":[44,67],"matches":[45,70],"in":[46,63,71],"two":[47,72],"followed":[49],"by":[50,74,88],"2)":[51],"determining":[52],"final":[54],"from":[57],"matches.":[59],"The":[60,99],"ECO":[61,111],"engine":[62,112],"paper":[65],"discovers":[66],"structural":[69],"coordinating":[75],"SAT-sweeping":[77],"cut-matching":[80],"algorithms.":[81],"Then,":[82],"selection":[85,97],"conducted":[87],"combinational":[90],"equivalence":[91],"checking":[92],"linear-time":[96],"heuristic.":[98],"experimental":[100],"results":[101],"on":[102],"public":[103],"benchmark":[104],"industrial":[106],"demonstrate":[108],"that":[109],"outperforms":[113],"state-of-the-art":[114],"interpolation-based":[115],"engines.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}