{"id":"https://openalex.org/W2039970904","doi":"https://doi.org/10.1109/tcad.2012.2214479","title":"Counter-Based Output Selection for Test Response Compaction","display_name":"Counter-Based Output Selection for Test Response Compaction","publication_year":2012,"publication_date":"2012-12-19","ids":{"openalex":"https://openalex.org/W2039970904","doi":"https://doi.org/10.1109/tcad.2012.2214479","mag":"2039970904"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2214479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2214479","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057721515","display_name":"Wei-Cheng Lien","orcid":"https://orcid.org/0000-0001-6180-7148"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Cheng Lien","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028476747","display_name":"Tong-Yu Hsieh","orcid":"https://orcid.org/0000-0002-7954-5569"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tong-Yu Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113813112","display_name":"WU Yu-hua","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hua Wu","raw_affiliation_strings":["MStar Semiconductor, Inc., Hsinchu, Taiwan","MStar Semicond., Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MStar Semiconductor, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"MStar Semicond., Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5057721515"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":2.0304,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86190744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"32","issue":"1","first_page":"152","last_page":"164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7167296409606934},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.6071277856826782},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5925875902175903},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5759737491607666},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5526906251907349},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5479379892349243},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5446765422821045},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.507817804813385},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5004234313964844},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.34601283073425293},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2519405484199524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23104462027549744},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.13800454139709473},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07600376009941101}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7167296409606934},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.6071277856826782},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5925875902175903},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5759737491607666},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5526906251907349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5479379892349243},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5446765422821045},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.507817804813385},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5004234313964844},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.34601283073425293},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2519405484199524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23104462027549744},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.13800454139709473},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07600376009941101},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2214479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2214479","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W100035992","https://openalex.org/W655675557","https://openalex.org/W1506569352","https://openalex.org/W1590110141","https://openalex.org/W1627397376","https://openalex.org/W1849928240","https://openalex.org/W2011363932","https://openalex.org/W2050828075","https://openalex.org/W2058785831","https://openalex.org/W2061373501","https://openalex.org/W2080655584","https://openalex.org/W2096318188","https://openalex.org/W2110490782","https://openalex.org/W2116667266","https://openalex.org/W2118512592","https://openalex.org/W2140283778","https://openalex.org/W2145579809","https://openalex.org/W2146837256","https://openalex.org/W2149494050","https://openalex.org/W2151443931","https://openalex.org/W2153336129","https://openalex.org/W2155584038","https://openalex.org/W2162765851","https://openalex.org/W2166130063","https://openalex.org/W2167255265","https://openalex.org/W2169280266","https://openalex.org/W2946046356","https://openalex.org/W2988216865","https://openalex.org/W4231232119","https://openalex.org/W4233616805","https://openalex.org/W4239921811","https://openalex.org/W4249524628","https://openalex.org/W6604055980","https://openalex.org/W6681931124","https://openalex.org/W6684812068"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W1979305473","https://openalex.org/W2786111245","https://openalex.org/W2147986372","https://openalex.org/W3009953521","https://openalex.org/W4231798798","https://openalex.org/W2125317684","https://openalex.org/W4234763172","https://openalex.org/W2570882127","https://openalex.org/W2323083271"],"abstract_inverted_index":{"Output":[0],"selection":[1,37,43,53,92],"is":[2,18,38,76,170,180],"a":[3,12,50,58,61,85,104,121],"recently":[4],"proposed":[5,74],"test":[6,71,110,144],"response":[7,16],"compaction":[8],"method,":[9],"where":[10],"only":[11,57,150],"subset":[13],"of":[14,177],"output":[15,36,52,91,100,190],"bits":[17],"selected":[19],"for":[20,35,108,119,130,166],"observation.":[21],"It":[22,169],"can":[23,80,146,163],"achieve":[24],"zero":[25],"aliasing,":[26],"full":[27],"X-tolerance,":[28],"and":[29,60,69,78,112,136,153],"high":[30],"diagnosability.":[31],"One":[32],"critical":[33],"issue":[34],"how":[39],"to":[40,96],"implement":[41],"the":[42,98,113,174,182],"hardware.":[44],"In":[45],"this":[46,178],"paper,":[47],"we":[48],"present":[49],"counter-based":[51],"scheme":[54,75],"that":[55,129,173,185],"employs":[56],"counter":[59,106,117,152],"multiplexer,":[62],"hence":[63],"involving":[64],"very":[65],"small":[66],"area":[67],"overhead":[68],"simple":[70],"control.":[72],"The":[73],"ATPG-independent":[77],"thus":[79],"easily":[81],"be":[82,147,164],"incorporated":[83],"into":[84],"typical":[86],"design":[87],"flow.":[88],"Two":[89],"efficient":[90],"algorithms":[93],"are":[94],"presented":[95],"determine":[97],"desired":[99],"responses,":[101],"one":[102,151,154],"using":[103,115],"single":[105],"operation":[107],"simpler":[109],"control":[111],"other":[114],"more":[116],"operations":[118],"achieving":[120],"better":[122,158],"test-response":[123],"reduction":[124,141],"ratio.":[125],"Experimental":[126],"results":[127],"show":[128],"stuck-at":[131],"faults":[132],"in":[133],"large":[134],"ISCAS'89":[135],"ITC'99":[137],"benchmark":[138],"circuits,":[139],"48%~90%":[140],"ratios":[142],"on":[143],"responses":[145],"achieved":[148,186],"with":[149],"multiplexer":[155],"employed.":[156],"Even":[157],"results,":[159],"i.e.,":[160],"76%~95%":[161],"reductions,":[162],"obtained":[165],"transition":[167],"faults.":[168],"also":[171],"shown":[172],"diagnostic":[175],"resolution":[176],"method":[179],"almost":[181],"same":[183],"as":[184],"by":[187],"observing":[188],"all":[189],"responses.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
