{"id":"https://openalex.org/W1484383973","doi":"https://doi.org/10.1109/tcad.2012.2208966","title":"Multispeculative Addition Applied to Datapath Synthesis","display_name":"Multispeculative Addition Applied to Datapath Synthesis","publication_year":2012,"publication_date":"2012-11-21","ids":{"openalex":"https://openalex.org/W1484383973","doi":"https://doi.org/10.1109/tcad.2012.2208966","mag":"1484383973"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2208966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2208966","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000493005","display_name":"Alberto A. Del Barrio","orcid":"https://orcid.org/0000-0002-6769-1200"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto A. Del Barrio","raw_affiliation_strings":["Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011649907","display_name":"R. Hermida","orcid":"https://orcid.org/0000-0002-8022-6098"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rom\u00e1n Hermida","raw_affiliation_strings":["Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111716641","display_name":"Seda \u00d6\u01e7renci Memik","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seda Ogrenci Memik","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA#TAB#","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020729196","display_name":"J.M. Mend\u0131\u0301as","orcid":"https://orcid.org/0000-0003-2142-338X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 M. Mendias","raw_affiliation_strings":["Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009828506","display_name":"M.C. Molina","orcid":"https://orcid.org/0000-0002-9093-424X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mar\u00eda C. Molina","raw_affiliation_strings":["Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and System Engineering, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Syst. Eng., Complutense Univ. of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8078,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.93172981,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"31","issue":"12","first_page":"1817","last_page":"1830"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8589441776275635},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7279531359672546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6434452533721924},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5327517986297607},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.5100823044776917},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5038124918937683},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28622597455978394},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.263954222202301},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07422322034835815}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8589441776275635},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7279531359672546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6434452533721924},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5327517986297607},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.5100823044776917},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5038124918937683},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28622597455978394},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.263954222202301},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07422322034835815},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2208966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2208966","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1587217691","https://openalex.org/W2015437853","https://openalex.org/W2021155010","https://openalex.org/W2031155522","https://openalex.org/W2061539835","https://openalex.org/W2087464690","https://openalex.org/W2104073252","https://openalex.org/W2105150116","https://openalex.org/W2108915071","https://openalex.org/W2110245246","https://openalex.org/W2112120303","https://openalex.org/W2115157620","https://openalex.org/W2122563027","https://openalex.org/W2123358761","https://openalex.org/W2127832194","https://openalex.org/W2129183345","https://openalex.org/W2138148495","https://openalex.org/W2140967224","https://openalex.org/W2145654204","https://openalex.org/W2155458498","https://openalex.org/W2155783364","https://openalex.org/W2163199256","https://openalex.org/W2166704538","https://openalex.org/W2169281837","https://openalex.org/W2171382877","https://openalex.org/W2294103823","https://openalex.org/W3143846224","https://openalex.org/W3144137741","https://openalex.org/W3145331805","https://openalex.org/W3180253137","https://openalex.org/W4235507382","https://openalex.org/W6683722355"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W2535673728","https://openalex.org/W2013839957","https://openalex.org/W3196607417"],"abstract_inverted_index":{"Addition":[0],"is":[1,128,158],"the":[2,28,61,76,101,110,113,152],"key":[3],"arithmetic":[4],"operation":[5],"in":[6,70,120,198,208],"most":[7,99],"digital":[8],"circuits":[9],"and":[10,15,21,59,97,133,143],"processors.":[11],"Therefore,":[12],"their":[13],"performance":[14,43],"other":[16],"parameters,":[17],"such":[18],"as":[19,37],"area":[20,47,163,172,210],"power":[22],"consumption,":[23],"are":[24,118],"highly":[25],"dependent":[26],"on":[27,85],"adders'":[29,42],"features.":[30],"In":[31,49],"this":[32,157],"paper,":[33],"we":[34,88],"present":[35],"multispeculation":[36,86,186],"a":[38,45,90,161],"way":[39],"of":[40,63,100],"increasing":[41],"with":[44,78,160,203,211,215],"low":[46,162],"penalty.":[48],"our":[50],"proposed":[51],"design,":[52],"dividing":[53],"an":[54,171,204],"adder":[55],"into":[56],"several":[57],"fragments":[58],"predicting":[60],"carry-in":[62],"each":[64],"fragment":[65],"enables":[66],"computing":[67],"every":[68],"addition":[69,95,194],"two":[71],"very":[72],"short":[73],"cycles":[74,103],"at":[75,109],"most,":[77],"99%":[79],"or":[80,169],"higher":[81],"probability.":[82],"Furthermore,":[83],"based":[84],"principles,":[87],"propose":[89],"new":[91],"strategy":[92],"for":[93,166,181],"implementing":[94],"chains":[96,195],"hiding":[98],"penalty":[102,164],"due":[104],"to":[105,130,188,213],"mispredictions,":[106],"while":[107],"keeping":[108],"same":[111],"time":[112,201],"resource":[114],"sharing":[115],"capabilities":[116],"that":[117,126,192],"sought":[119],"high-level":[121],"synthesis.":[122],"Our":[123],"results":[124],"show":[125],"it":[127],"possible":[129],"build":[131],"linear":[132,167],"logarithmic":[134,182,216],"adders":[135],"more":[136],"than":[137,151],"<formula":[138,144,175],"formulatype=\"inline\"":[139,145,176],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[140,146,177],"xmlns:xlink=\"http://www.w3.org/1999/xlink\"><tex":[141,178],"Notation=\"TeX\">$4.7\\times$</tex></formula>":[142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[147],"<tex":[148],"Notation=\"TeX\">$1.7\\times$</tex></formula>":[149],"faster":[150],"nonspeculative":[153],"case,":[154],"respectively.":[155],"Moreover,":[156],"achieved":[159],"(38%":[165],"adders)":[168],"even":[170],"reduction":[173],"(":[174],"Notation=\"TeX\">${-}8\\%$</tex>":[179],"</formula>":[180],"adders).":[183],"Finally,":[184],"applying":[185],"principles":[187],"signal":[189],"processing":[190],"benchmarks":[191],"use":[193],"will":[196],"result":[197],"25%":[199],"execution":[200],"reduction,":[202],"additional":[205],"3%":[206],"decrease":[207],"datapath":[209],"respect":[212],"implementations":[214],"fast":[217],"adders.":[218]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}