{"id":"https://openalex.org/W2012300240","doi":"https://doi.org/10.1109/tcad.2012.2204992","title":"Application of IP-Based Analog Platforms in the Design of Neuromimetic Integrated Circuits","display_name":"Application of IP-Based Analog Platforms in the Design of Neuromimetic Integrated Circuits","publication_year":2012,"publication_date":"2012-10-16","ids":{"openalex":"https://openalex.org/W2012300240","doi":"https://doi.org/10.1109/tcad.2012.2204992","mag":"2012300240"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2204992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2204992","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00765898","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062093506","display_name":"Timoth\u00e9e Levi","orcid":"https://orcid.org/0000-0003-0378-8529"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"T. Levi","raw_affiliation_strings":["IMS laboratory, University of Bordeaux 1, Talence, France","IMS Lab, University of Bordeaux, Talence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Lab, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108110140","display_name":"No\u00eblle Lewis","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Lewis","raw_affiliation_strings":["IMS laboratory, University of Bordeaux 1, Talence, France","IMS Lab, University of Bordeaux, Talence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Lab, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109366784","display_name":"Jean Tomas","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Tomas","raw_affiliation_strings":["IMS laboratory, University of Bordeaux 1, Talence, France","IMS Lab, University of Bordeaux, Talence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Lab, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057096783","display_name":"Sylvie Renaud","orcid":"https://orcid.org/0000-0001-5632-7991"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Renaud","raw_affiliation_strings":["IMS laboratory, University of Bordeaux 1, Talence, France","IMS Lab, University of Bordeaux, Talence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Lab, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7495,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.73966714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"31","issue":"11","first_page":"1629","last_page":"1641"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7600454092025757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6610898375511169},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6547649502754211},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5643163323402405},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.547243595123291},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5131188035011292},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.49623042345046997},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4486277401447296},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4375240206718445},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41964077949523926},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3387700319290161},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33835142850875854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29458561539649963},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2826225459575653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2021484673023224},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11223828792572021},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07930630445480347},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07655075192451477}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7600454092025757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6610898375511169},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6547649502754211},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5643163323402405},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.547243595123291},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5131188035011292},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.49623042345046997},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4486277401447296},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4375240206718445},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41964077949523926},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3387700319290161},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33835142850875854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29458561539649963},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2826225459575653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2021484673023224},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11223828792572021},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07930630445480347},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07655075192451477},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2012.2204992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2204992","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.370.886","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.370.886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/76/58/98/PDF/TCAD_IP_final.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00765898v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00765898","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31 (11), pp.1629 - 1641. ⟨10.1109/TCAD.2012.2204992⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00765898v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00765898","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31 (11), pp.1629 - 1641. ⟨10.1109/TCAD.2012.2204992⟩","raw_type":"Journal articles"},"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W154418240","https://openalex.org/W158209057","https://openalex.org/W565094964","https://openalex.org/W1491069082","https://openalex.org/W1495533612","https://openalex.org/W1516032497","https://openalex.org/W1535627680","https://openalex.org/W1543750775","https://openalex.org/W1559926915","https://openalex.org/W1738282844","https://openalex.org/W1985940938","https://openalex.org/W1988577440","https://openalex.org/W1998752433","https://openalex.org/W1999357165","https://openalex.org/W2001491094","https://openalex.org/W2042947586","https://openalex.org/W2044259781","https://openalex.org/W2047241543","https://openalex.org/W2055936709","https://openalex.org/W2066054373","https://openalex.org/W2104520397","https://openalex.org/W2107692325","https://openalex.org/W2114490265","https://openalex.org/W2116989584","https://openalex.org/W2118249063","https://openalex.org/W2118754672","https://openalex.org/W2120889849","https://openalex.org/W2124377502","https://openalex.org/W2136792194","https://openalex.org/W2138396608","https://openalex.org/W2141776905","https://openalex.org/W2144133630","https://openalex.org/W2151884010","https://openalex.org/W2159113931","https://openalex.org/W2163835931","https://openalex.org/W2535029792","https://openalex.org/W2547920508","https://openalex.org/W2619416011","https://openalex.org/W2751298281","https://openalex.org/W3120106314","https://openalex.org/W3203516996","https://openalex.org/W4229519672","https://openalex.org/W4230399045","https://openalex.org/W4250668826","https://openalex.org/W4300833197","https://openalex.org/W4392496374","https://openalex.org/W6661200527"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W272196929","https://openalex.org/W2031988291","https://openalex.org/W79361312","https://openalex.org/W63276784","https://openalex.org/W2059530328","https://openalex.org/W3011978806","https://openalex.org/W2156446048","https://openalex.org/W2120134802"],"abstract_inverted_index":{"Reuse":[0],"methodologies":[1],"are":[2,11],"now":[3],"widely":[4],"used":[5],"to":[6,111,187],"design":[7,34,55,73,84,125,133,143,189],"digital":[8],"circuits.":[9],"They":[10],"based":[12,57],"on":[13,58,61,87,137],"the":[14,50,65,69,72,80,98,113,117,142,171,180],"concept":[15],"of":[16,23,52,68,74,82,119,144,157],"intellectual":[17],"property":[18],"(IP),":[19],"or":[20,31],"virtual":[21],"block":[22],"computing,":[24],"characterized":[25],"by":[26,131],"a":[27,75,83,92,105,184],"behavioral":[28,166],"model,":[29],"synthesizable":[30],"not.":[32],"The":[33,108,155],"reuse":[35],"for":[36,165],"analog":[37,54,77,121,152],"integrated":[38,147],"systems":[39],"is":[40,110,129],"much":[41],"less":[42,45],"natural":[43],"and":[44,79,101,123,134,168],"standardized.":[46],"This":[47,127],"paper":[48,96],"addresses":[49],"issue":[51],"an":[53,88,138,161],"flow":[56,85],"reuse,":[59],"focusing":[60],"three":[62],"key":[63],"issues:":[64],"formal":[66],"content":[67],"IP":[70,89],"block,":[71],"reusable":[76,158],"IP,":[78],"organization":[81],"centered":[86],"library.":[90],"After":[91],"conceptual":[93],"overview,":[94],"this":[95,175],"presents":[97],"methodological":[99],"principles":[100],"details":[102],"examples":[103],"with":[104],"tutorial":[106],"intention.":[107],"objective":[109],"guide":[112],"designer":[114],"involved":[115],"in":[116,174],"process":[118],"developing":[120],"IPs":[122,159],"corresponding":[124],"flow.":[126],"method":[128],"inspired":[130],"platform-based":[132],"adapted":[135],"here":[136],"original":[139],"case":[140,176],"study:":[141],"full-custom":[145],"neuromimetic":[146],"circuits,":[148],"built":[149],"from":[150],"specific":[151],"computational":[153],"blocks.":[154],"development":[156],"represents":[160],"additional":[162],"effort,":[163],"mainly":[164],"modeling":[167],"characterization.":[169],"Nevertheless,":[170],"steps":[172],"illustrated":[173],"study":[177],"show":[178],"that":[179],"extra":[181],"time":[182],"provides":[183],"definite":[185],"advantage":[186],"future":[188],"projects.":[190]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}