{"id":"https://openalex.org/W2065851989","doi":"https://doi.org/10.1109/tcad.2012.2203600","title":"Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands","display_name":"Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands","publication_year":2012,"publication_date":"2012-10-16","ids":{"openalex":"https://openalex.org/W2065851989","doi":"https://doi.org/10.1109/tcad.2012.2203600","mag":"2065851989"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2203600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2203600","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024860989","display_name":"Xrysovalantis Kavousianos","orcid":null},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"X. Kavousianos","raw_affiliation_strings":["Department of Computer Science, University of Ioannina (UoI), Ioannina, Greece","Dept. of Computer Science, Univ. of Ioannina, Ioannina, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Ioannina (UoI), Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"Dept. of Computer Science, Univ. of Ioannina, Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007652266","display_name":"Arvind Jain","orcid":"https://orcid.org/0000-0001-5320-0880"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Jain","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India","Texas Instruments (India) Pvt Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments (India) Pvt Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Parekhji","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India","Texas Instruments (India) Pvt Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments (India) Pvt Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.2141,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.95789766,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"31","issue":"11","first_page":"1754","last_page":"1766"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.7523044943809509},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7114863395690918},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.6668727397918701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5268995761871338},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5219451785087585},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.49687936902046204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47014954686164856},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4686809182167053},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44726672768592834},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44625362753868103},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4309074878692627},{"id":"https://openalex.org/keywords/cpu-core-voltage","display_name":"CPU core voltage","score":0.42669880390167236},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.42554882168769836},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3830118775367737},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37545397877693176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3264714479446411},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2678775489330292},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.2454608976840973},{"id":"https://openalex.org/keywords/voltage-optimisation","display_name":"Voltage optimisation","score":0.19928091764450073},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16292649507522583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10134100914001465}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.7523044943809509},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7114863395690918},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.6668727397918701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5268995761871338},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5219451785087585},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.49687936902046204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47014954686164856},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4686809182167053},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44726672768592834},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44625362753868103},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4309074878692627},{"id":"https://openalex.org/C55038917","wikidata":"https://www.wikidata.org/wiki/Q453979","display_name":"CPU core voltage","level":5,"score":0.42669880390167236},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.42554882168769836},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3830118775367737},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37545397877693176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3264714479446411},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2678775489330292},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.2454608976840973},{"id":"https://openalex.org/C46529443","wikidata":"https://www.wikidata.org/wiki/Q7940750","display_name":"Voltage optimisation","level":4,"score":0.19928091764450073},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16292649507522583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10134100914001465},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2203600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2203600","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1762430620","https://openalex.org/W1832971077","https://openalex.org/W2011039300","https://openalex.org/W2022191808","https://openalex.org/W2041727850","https://openalex.org/W2074730724","https://openalex.org/W2085583524","https://openalex.org/W2090685656","https://openalex.org/W2097389567","https://openalex.org/W2097483546","https://openalex.org/W2097653958","https://openalex.org/W2103799547","https://openalex.org/W2106319297","https://openalex.org/W2118919916","https://openalex.org/W2125474840","https://openalex.org/W2130430551","https://openalex.org/W2133079932","https://openalex.org/W2134214677","https://openalex.org/W2134551563","https://openalex.org/W2137190217","https://openalex.org/W2149521180","https://openalex.org/W2150674066","https://openalex.org/W2151337473","https://openalex.org/W2151760281","https://openalex.org/W2159249733","https://openalex.org/W2160114354","https://openalex.org/W2165642910","https://openalex.org/W2167729301","https://openalex.org/W2168505684","https://openalex.org/W2169584262","https://openalex.org/W2170533364","https://openalex.org/W2475928831","https://openalex.org/W4238999275","https://openalex.org/W4240150272","https://openalex.org/W4242812063","https://openalex.org/W4242912069","https://openalex.org/W4243835011","https://openalex.org/W4254521933","https://openalex.org/W6684363790"],"related_works":["https://openalex.org/W2142443274","https://openalex.org/W2108200233","https://openalex.org/W2143999651","https://openalex.org/W2099316566","https://openalex.org/W2090685656","https://openalex.org/W2989668661","https://openalex.org/W3127935570","https://openalex.org/W3026873257","https://openalex.org/W836071236","https://openalex.org/W1753758149"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,42,50,66],"provide":[3],"high":[4],"performance":[5],"with":[6],"low":[7],"power":[8],"consumption,":[9],"many":[10],"multicore":[11,72],"chips":[12,32,73],"employ":[13],"dynamic":[14],"voltage":[15,18,25,59,81,97],"scaling":[16],"and":[17,46,83,110],"islands":[19],"that":[20],"operate":[21,54],"at":[22,36,55,79],"multiple":[23,80],"power-supply":[24],"levels.":[26,98],"Effective":[27],"defect":[28],"screening":[29],"for":[30,71,88,116],"such":[31],"requires":[33],"test":[34,44,47,63],"applications":[35],"different":[37],"operating":[38],"voltages,":[39],"which":[40,53],"leads":[41],"higher":[43],"time":[45,70],"cost":[48],"compared":[49],"systems-on-a-chip":[51],"(SoCs),":[52],"only":[56],"a":[57],"single":[58],"level.":[60],"We":[61],"propose":[62],"scheduling":[64],"techniques":[65,101],"minimize":[67],"the":[68,92,121,124,127],"testing":[69],"when":[74,84,91],"each":[75],"core":[76,93],"is":[77,86],"tested":[78,87],"levels":[82],"it":[85],"state":[89],"retention":[90],"switches":[94],"between":[95],"two":[96,117],"The":[99],"proposed":[100,128],"include":[102],"exact":[103],"optimization":[104],"based":[105],"on":[106],"integer":[107],"linear":[108],"programming":[109],"fast":[111],"heuristic":[112],"methods.":[113],"Experimental":[114],"results":[115],"test-case":[118],"SoCs":[119],"from":[120],"industry":[122],"highlight":[123],"effectiveness":[125],"of":[126],"method.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}