{"id":"https://openalex.org/W2138081896","doi":"https://doi.org/10.1109/tcad.2012.2201480","title":"TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders","display_name":"TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders","publication_year":2012,"publication_date":"2012-10-16","ids":{"openalex":"https://openalex.org/W2138081896","doi":"https://doi.org/10.1109/tcad.2012.2201480","mag":"2138081896"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2201480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2201480","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102121673","display_name":"Kuan-Hsien Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuan-Hsien Ho","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"J. R. Jiang","raw_affiliation_strings":["Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102121673"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.68924489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"31","issue":"11","first_page":"1723","last_page":"1733"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.8598380088806152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7381632328033447},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5701413154602051},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5037454962730408},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4667072296142578},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4329732656478882},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4212237298488617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41083893179893494},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3631628155708313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13911780714988708},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08358690142631531}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.8598380088806152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7381632328033447},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5701413154602051},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5037454962730408},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4667072296142578},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4329732656478882},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4212237298488617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41083893179893494},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3631628155708313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13911780714988708},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08358690142631531},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2201480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2201480","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323022","display_name":"National Chung-Hsing University","ror":"https://ror.org/05vn3ca78"},{"id":"https://openalex.org/F4320323092","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W564800084","https://openalex.org/W1977375970","https://openalex.org/W1984588379","https://openalex.org/W1987293891","https://openalex.org/W1987662327","https://openalex.org/W2025617772","https://openalex.org/W2067013987","https://openalex.org/W2094438930","https://openalex.org/W2100465945","https://openalex.org/W2113152666","https://openalex.org/W2114463498","https://openalex.org/W2123894200","https://openalex.org/W2134351587","https://openalex.org/W2160121838","https://openalex.org/W2161198171","https://openalex.org/W2161815778","https://openalex.org/W2166011990","https://openalex.org/W2178483900","https://openalex.org/W3149449729","https://openalex.org/W4240143320","https://openalex.org/W4245301828","https://openalex.org/W4255143173","https://openalex.org/W6644658493","https://openalex.org/W6683638471","https://openalex.org/W6683707382"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W2381161177","https://openalex.org/W2319226115","https://openalex.org/W2375311683","https://openalex.org/W830772239","https://openalex.org/W2366062860","https://openalex.org/W2970750595","https://openalex.org/W2373777250","https://openalex.org/W2356702869"],"abstract_inverted_index":{"Due":[0],"to":[1,16,53,69,92,127],"increasing":[2],"integrated":[3],"circuit":[4,120],"design":[5],"complexity,":[6],"engineering":[7],"change":[8],"orders":[9],"(ECOs)":[10],"have":[11],"become":[12],"a":[13,63,93,114],"necessary":[14],"technique":[15],"resolve":[17],"late-found":[18],"functional":[19,56,80,158],"errors":[20],"and/or":[21],"performance":[22],"deficiencies.":[23],"To":[24],"fix":[25],"timing":[26,58,71,129,134,153],"violations,":[27],"gate":[28],"sizing":[29],"and":[30,57,99,155],"buffer":[31],"insertion":[32],"are":[33,51],"commonly":[34],"used":[35],"in":[36,151,156],"postmask":[37,64],"ECO.":[38,81,159],"These":[39],"techniques,":[40],"however,":[41],"may":[42],"not":[43],"be":[44,137],"powerful":[45],"enough,":[46],"especially":[47],"when":[48],"spare":[49,97,111],"cells":[50,98],"inserted":[52],"balance":[54],"between":[55],"repair":[59],"capabilities.":[60],"We":[61],"propose":[62],"ECO":[65,152],"technique,":[66],"called":[67],"TRECO,":[68],"remedy":[70],"violations":[72],"based":[73],"on":[74,142],"technology":[75,84,88,125],"remapping,":[76],"which":[77],"also":[78],"supports":[79],"Unlike":[82],"conventional":[83],"mapping,":[85],"TRECO":[86,122,150],"performs":[87,124],"mapping":[89],"with":[90],"respect":[91],"limited":[94],"set":[95],"of":[96,103,109,118,149],"confronts":[100],"dynamic":[101],"changes":[102],"wiring":[104],"cost":[105],"incurred":[106],"by":[107],"selection":[108],"different":[110],"cells.":[112],"With":[113],"precomputed":[115],"lookup":[116],"table":[117],"representative":[119],"templates,":[121],"iteratively":[123],"remapping":[126],"restructure":[128],"critical":[130],"subcircuits":[131],"until":[132],"no":[133],"violation":[135],"can":[136],"further":[138],"removed.":[139],"Experimental":[140],"results":[141],"five":[143],"industrial":[144],"designs":[145],"show":[146],"the":[147],"effectiveness":[148],"optimization":[154],"timing-aware":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}