{"id":"https://openalex.org/W2007784306","doi":"https://doi.org/10.1109/tcad.2012.2201156","title":"Parallel Transient Simulation of Multiphysics Circuits Using Delay-Based Partitioning","display_name":"Parallel Transient Simulation of Multiphysics Circuits Using Delay-Based Partitioning","publication_year":2012,"publication_date":"2012-09-15","ids":{"openalex":"https://openalex.org/W2007784306","doi":"https://doi.org/10.1109/tcad.2012.2201156","mag":"2007784306"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2201156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2201156","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111637630","display_name":"Shivam Priyadarshi","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shivam Priyadarshi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112097056","display_name":"Christopher S. Saunders","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Christopher S. Saunders","raw_affiliation_strings":["Electric Power Engineering Division, Chalmers University of Technology, Gothenburg, Sweden","Electr. Power Eng. Div., Chalmers Univ. of Technol., Gothenburg, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electric Power Engineering Division, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Electr. Power Eng. Div., Chalmers Univ. of Technol., Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063701885","display_name":"Nikhil M. Kriplani","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil M. Kriplani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080255904","display_name":"Harun Demircioglu","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harun Demircioglu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000597593","display_name":"W. Rhett Davis","orcid":"https://orcid.org/0000-0002-9338-1441"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Rhett Davis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074605796","display_name":"Paul D. Franzon","orcid":"https://orcid.org/0000-0002-6048-5770"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul D. Franzon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044356067","display_name":"M.B. Steer","orcid":"https://orcid.org/0000-0003-0786-033X"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael B. Steer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4997,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68021449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"31","issue":"10","first_page":"1522","last_page":"1535"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8837239742279053},{"id":"https://openalex.org/keywords/multiphysics","display_name":"Multiphysics","score":0.8365171551704407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7359349727630615},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6949441432952881},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6880812644958496},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6180035471916199},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4759492576122284},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.46800675988197327},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45139122009277344},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.42915692925453186},{"id":"https://openalex.org/keywords/finite-element-method","display_name":"Finite element method","score":0.30232712626457214},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.22728955745697021},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.21877172589302063},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12997892498970032},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09577637910842896},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08921164274215698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08827826380729675}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8837239742279053},{"id":"https://openalex.org/C46435376","wikidata":"https://www.wikidata.org/wiki/Q1829750","display_name":"Multiphysics","level":3,"score":0.8365171551704407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7359349727630615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6949441432952881},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6880812644958496},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6180035471916199},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4759492576122284},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.46800675988197327},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45139122009277344},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.42915692925453186},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.30232712626457214},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.22728955745697021},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.21877172589302063},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12997892498970032},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09577637910842896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08921164274215698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08827826380729675},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2012.2201156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2201156","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:research.chalmers.se:165219","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/165219","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W107275210","https://openalex.org/W1481994496","https://openalex.org/W1514439880","https://openalex.org/W1527195774","https://openalex.org/W1964480071","https://openalex.org/W1975620757","https://openalex.org/W2005583979","https://openalex.org/W2020561008","https://openalex.org/W2021519564","https://openalex.org/W2028666880","https://openalex.org/W2034831686","https://openalex.org/W2036597275","https://openalex.org/W2049090480","https://openalex.org/W2049199073","https://openalex.org/W2079820030","https://openalex.org/W2086987027","https://openalex.org/W2097006642","https://openalex.org/W2098234232","https://openalex.org/W2100093181","https://openalex.org/W2100192712","https://openalex.org/W2100798896","https://openalex.org/W2103964234","https://openalex.org/W2107904582","https://openalex.org/W2110157962","https://openalex.org/W2114100809","https://openalex.org/W2122659851","https://openalex.org/W2130668980","https://openalex.org/W2131575719","https://openalex.org/W2143106608","https://openalex.org/W2146186886","https://openalex.org/W2149998791","https://openalex.org/W2162332917","https://openalex.org/W2162733369","https://openalex.org/W2169446136","https://openalex.org/W2538520777","https://openalex.org/W2963188006","https://openalex.org/W4231552077","https://openalex.org/W4231913467","https://openalex.org/W4236878882","https://openalex.org/W6628567583","https://openalex.org/W6657484765","https://openalex.org/W6675816258"],"related_works":["https://openalex.org/W2084426624","https://openalex.org/W3026055904","https://openalex.org/W2792869497","https://openalex.org/W2136647108","https://openalex.org/W4312133600","https://openalex.org/W2567205727","https://openalex.org/W2361803029","https://openalex.org/W4313523496","https://openalex.org/W1977893562","https://openalex.org/W2253780529"],"abstract_inverted_index":{"A":[0,26,45,89],"parallel":[1,46],"transient":[2],"simulation":[3,64,107,127],"technique":[4,11],"for":[5,50],"multiphysics":[6],"circuits":[7],"is":[8,31,54,97],"presented.":[9,98,113],"The":[10,72],"develops":[12],"partitions":[13],"utilizing":[14],"the":[15,35,58,68,93,109,118],"inherent":[16],"delay":[17,29,125],"present":[18],"within":[19],"a":[20,81],"circuit":[21,28,43,63],"and":[22,85,123],"between":[23,37],"physical":[24],"domains.":[25],"state-variable-based":[27],"element":[30],"presented,":[32],"which":[33,56],"implements":[34],"coupling":[36],"two":[38],"spatially":[39],"or":[40],"temporally":[41],"isolated":[42],"partitions.":[44],"delay-based":[47],"iterative":[48],"approach":[49],"interfacing":[51],"delay-partitioned":[52],"subcircuits":[53,74],"applied,":[55],"achieves":[57],"reasonable":[59],"accuracy":[60],"of":[61,80,92,120],"nonparallel":[62],"if":[65],"both":[66],"incorporate":[67],"same":[69],"interblock":[70],"delay.":[71],"partitioned":[73],"are":[75,112],"distributed":[76],"to":[77,104],"different":[78],"cores":[79],"shared-memory":[82],"multicore":[83],"processor":[84],"solved":[86],"in":[87],"parallel.":[88],"multithreaded":[90],"implementation":[91],"methodology":[94],"using":[95,108],"OpenMP":[96],"Examples":[99],"showing":[100],"superlinear":[101],"speedup":[102],"compared":[103],"unpartitioned":[105],"single-core":[106],"direct":[110],"method":[111],"This":[114],"paper":[115],"also":[116],"discusses":[117],"impact":[119],"load":[121],"balancing":[122],"absolute":[124],"on":[126],"speedup.":[128]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}