{"id":"https://openalex.org/W1993761532","doi":"https://doi.org/10.1109/tcad.2012.2198474","title":"synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs","display_name":"synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs","publication_year":2012,"publication_date":"2012-09-15","ids":{"openalex":"https://openalex.org/W1993761532","doi":"https://doi.org/10.1109/tcad.2012.2198474","mag":"1993761532"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2198474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2198474","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103181085","display_name":"Rohit Sinha","orcid":"https://orcid.org/0000-0001-9107-0239"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rohit Sinha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074065388","display_name":"Hiren Patel","orcid":"https://orcid.org/0000-0003-2750-4471"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hiren D. Patel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.1587,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7719071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"10","first_page":"1508","last_page":"1521"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8486191034317017},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6478132009506226},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6083855032920837},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49573075771331787},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4895942807197571},{"id":"https://openalex.org/keywords/abstract-state-machines","display_name":"Abstract state machines","score":0.4537423551082611},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4386100172996521},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.43131959438323975},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.302347868680954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2943064570426941},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.27186745405197144}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8486191034317017},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6478132009506226},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6083855032920837},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49573075771331787},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4895942807197571},{"id":"https://openalex.org/C145243422","wikidata":"https://www.wikidata.org/wiki/Q333385","display_name":"Abstract state machines","level":3,"score":0.4537423551082611},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4386100172996521},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.43131959438323975},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.302347868680954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2943064570426941},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.27186745405197144},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2198474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2198474","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W30853153","https://openalex.org/W1504998565","https://openalex.org/W1539438108","https://openalex.org/W1567803624","https://openalex.org/W1947116746","https://openalex.org/W2018055497","https://openalex.org/W2057807751","https://openalex.org/W2093842169","https://openalex.org/W2094998159","https://openalex.org/W2098353690","https://openalex.org/W2098446307","https://openalex.org/W2099740052","https://openalex.org/W2103581911","https://openalex.org/W2103798154","https://openalex.org/W2117336825","https://openalex.org/W2117703006","https://openalex.org/W2120665166","https://openalex.org/W2129183345","https://openalex.org/W2131023841","https://openalex.org/W2147088458","https://openalex.org/W2153122838","https://openalex.org/W2163437659","https://openalex.org/W2163924241","https://openalex.org/W2165082676","https://openalex.org/W2166830851","https://openalex.org/W2191327475","https://openalex.org/W2493328864","https://openalex.org/W3144422018","https://openalex.org/W4230958226","https://openalex.org/W4248680292","https://openalex.org/W6601227276","https://openalex.org/W6608987603","https://openalex.org/W6633699854","https://openalex.org/W6674515695","https://openalex.org/W6677567711","https://openalex.org/W6681482952"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"This":[0],"paper":[1,25,84],"presents":[2],"a":[3],"high-level":[4],"synthesis":[5,32,103],"framework":[6],"called":[7],"synASM":[8,106],"that":[9,107],"synthesizes":[10],"abstract":[11],"state":[12],"machines":[13],"(ASMs)":[14],"to":[15,54,93,116],"VHDL":[16],"for":[17,43,127],"field-programmable":[18],"gate":[19],"arrays":[20],"(FPGAs).":[21],"In":[22],"particular,":[23],"this":[24,83],"focuses":[26],"on":[27],"the":[28,56,69,86,89,102],"specification,":[29],"scheduling,":[30],"and":[31,35,45,48,76,97,122],"of":[33,58,71,82,88,114],"parallel":[34,46,77,96],"timed":[36,64,72,98],"constructs.":[37,65,99],"ASMs":[38,53],"possess":[39],"well-defined":[40],"formal":[41],"semantics":[42],"sequential":[44,75],"computation,":[47],"their":[49],"composition.":[50],"We":[51,66,100],"extend":[52],"support":[55,94],"specification":[57],"timing":[59],"requirements,":[60],"which":[61],"we":[62],"call":[63],"also":[67],"describe":[68],"composition":[70],"constructs":[73],"with":[74],"computation.":[78],"A":[79],"key":[80],"contribution":[81],"is":[85],"extension":[87],"force-directed":[90],"scheduling":[91],"algorithm":[92],"both":[95],"implement":[101],"back-end":[104],"in":[105,118,124],"targets":[108],"FPGAs.":[109],"Our":[110],"experiments":[111],"show":[112],"improvements":[113],"up":[115],"52%":[117],"lookup":[119],"table":[120],"usage":[121],"34%":[123],"total":[125],"area":[126],"certain":[128],"examples.":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}