{"id":"https://openalex.org/W2139899398","doi":"https://doi.org/10.1109/tcad.2012.2196279","title":"Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs","display_name":"Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs","publication_year":2012,"publication_date":"2012-09-15","ids":{"openalex":"https://openalex.org/W2139899398","doi":"https://doi.org/10.1109/tcad.2012.2196279","mag":"2139899398"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2196279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2196279","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103071783","display_name":"Muhammet Mustafa \u00d6zdal","orcid":"https://orcid.org/0000-0002-6239-9622"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Muhammet Mustafa Ozdal","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Lab, Intel Corp., Hillsboro, OR USA"],"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Lab, Intel Corp., Hillsboro, OR USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053468539","display_name":"Steven M. Burns","orcid":"https://orcid.org/0000-0003-0248-5403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Burns","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","Strategic CAD Lab, Intel Corp., Hillsboro, OR USA"],"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Lab, Intel Corp., Hillsboro, OR USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A and M University, College Station, TX, USA","Texas A&M Univ., College station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M Univ., College station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103071783"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.1916,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.92471692,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"31","issue":"10","first_page":"1558","last_page":"1571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6923166513442993},{"id":"https://openalex.org/keywords/lagrangian-relaxation","display_name":"Lagrangian relaxation","score":0.6857237815856934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6217932105064392},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.542518675327301},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5160512328147888},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.48676538467407227},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.48098719120025635},{"id":"https://openalex.org/keywords/power-flow","display_name":"Power flow","score":0.437095046043396},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4284239411354065},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3682066798210144},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35411325097084045},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2266712486743927},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.20188650488853455},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.19566673040390015},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14724895358085632},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14002734422683716},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12269535660743713}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6923166513442993},{"id":"https://openalex.org/C91765299","wikidata":"https://www.wikidata.org/wiki/Q3424292","display_name":"Lagrangian relaxation","level":2,"score":0.6857237815856934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6217932105064392},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.542518675327301},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5160512328147888},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.48676538467407227},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.48098719120025635},{"id":"https://openalex.org/C2986056383","wikidata":"https://www.wikidata.org/wiki/Q556030","display_name":"Power flow","level":4,"score":0.437095046043396},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4284239411354065},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3682066798210144},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35411325097084045},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2266712486743927},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.20188650488853455},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.19566673040390015},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14724895358085632},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14002734422683716},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12269535660743713},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2196279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2196279","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W2001912652","https://openalex.org/W2044782068","https://openalex.org/W2074593273","https://openalex.org/W2096142955","https://openalex.org/W2097749440","https://openalex.org/W2108795346","https://openalex.org/W2113698847","https://openalex.org/W2120773999","https://openalex.org/W2122440811","https://openalex.org/W2128306262","https://openalex.org/W2130675388","https://openalex.org/W2131172683","https://openalex.org/W2131729827","https://openalex.org/W2132178096","https://openalex.org/W2132233398","https://openalex.org/W2133390788","https://openalex.org/W2135197936","https://openalex.org/W2135250302","https://openalex.org/W2136750133","https://openalex.org/W2141907973","https://openalex.org/W2142202849","https://openalex.org/W2148292098","https://openalex.org/W2148995793","https://openalex.org/W2154011141","https://openalex.org/W2165465743","https://openalex.org/W3140936136","https://openalex.org/W3143743485","https://openalex.org/W3144155499","https://openalex.org/W4231119589","https://openalex.org/W4237297289","https://openalex.org/W4241987548","https://openalex.org/W4242367630","https://openalex.org/W4248611601","https://openalex.org/W6677950995","https://openalex.org/W6680739566","https://openalex.org/W6681724560"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2777621569","https://openalex.org/W2090422300","https://openalex.org/W3019194398"],"abstract_inverted_index":{"It":[0],"is":[1],"becoming":[2],"increasingly":[3],"important":[4],"to":[5,43,99,115,130,137,152],"design":[6],"high-performance":[7,48,163],"circuits":[8],"with":[9],"as":[10,13,92],"low":[11],"power":[12,155],"possible.":[14],"In":[15,102],"this":[16],"paper,":[17],"we":[18,52,105,128,144],"study":[19],"the":[20,35,88,107,111,117,122,125,132],"gate":[21],"sizing":[22],"and":[23,96,157],"device":[24],"parameter":[25],"selection":[26],"problem":[27,95],"for":[28,161],"today's":[29],"industrial":[30,49,141],"designs.":[31,50],"We":[32,70,86,119],"first":[33],"outline":[34],"typical":[36],"practical":[37],"problems":[38],"that":[39,58,76,146],"make":[40],"it":[41],"difficult":[42],"use":[44],"traditional":[45],"algorithms":[46,98,148],"on":[47,83],"Then,":[51],"propose":[53,72,97,129],"a":[54,65,73,93,138],"Lagrangian":[55,90],"relaxation-based":[56],"formulation":[57],"decouples":[59],"timing":[60,113,160],"analysis":[61],"from":[62],"optimization":[63,134,142],"without":[64],"resulting":[66],"loss":[67],"in":[68],"accuracy.":[69],"also":[71,120],"graph":[74,94,126],"model":[75,87,127],"accurately":[77],"captures":[78],"discrete":[79,133],"cell-type":[80],"characteristics":[81],"based":[82],"library":[84],"data.":[85],"relaxed":[89],"subproblem":[91],"solve":[100,131],"it.":[101],"our":[103,147],"experiments,":[104],"demonstrate":[106],"importance":[108],"of":[109,124],"using":[110],"signoff":[112],"engine":[114],"guide":[116],"optimization.":[118],"show":[121,145],"benefit":[123],"problem.":[135],"Compared":[136],"state-of-the":[139],"art":[140],"flow,":[143],"can":[149],"obtain":[150],"up":[151],"38%":[153],"leakage":[154],"reductions":[156],"better":[158],"overall":[159],"real":[162],"microprocessor":[164],"blocks.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
