{"id":"https://openalex.org/W1989178937","doi":"https://doi.org/10.1109/tcad.2012.2189394","title":"Concurrent Generation of Concurrent Programs for Post-Silicon Validation","display_name":"Concurrent Generation of Concurrent Programs for Post-Silicon Validation","publication_year":2012,"publication_date":"2012-07-13","ids":{"openalex":"https://openalex.org/W1989178937","doi":"https://doi.org/10.1109/tcad.2012.2189394","mag":"1989178937"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2189394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2189394","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014058894","display_name":"Allon Adir","orcid":"https://orcid.org/0000-0001-8128-6706"},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Allon Adir","raw_affiliation_strings":["IBM Research, Haifa, Israel","IBM Research Haifa, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]},{"raw_affiliation_string":"IBM Research Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083923985","display_name":"Amir Nahir","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Amir Nahir","raw_affiliation_strings":["IBM Research, Haifa, Israel","IBM Research Haifa, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]},{"raw_affiliation_string":"IBM Research Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041046910","display_name":"Avi Ziv","orcid":"https://orcid.org/0000-0002-6309-250X"},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Avi Ziv","raw_affiliation_strings":["IBM Research, Haifa, Israel","IBM Research Haifa, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]},{"raw_affiliation_string":"IBM Research Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7575,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.83696537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"31","issue":"8","first_page":"1297","last_page":"1302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.795258104801178},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.655489981174469},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6025175452232361},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.558912992477417},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5495990514755249},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5201447606086731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4516158103942871},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44489848613739014},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4406251013278961},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41071152687072754},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3232905864715576},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.10883760452270508},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.103147953748703}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.795258104801178},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.655489981174469},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6025175452232361},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.558912992477417},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5495990514755249},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5201447606086731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4516158103942871},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44489848613739014},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4406251013278961},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41071152687072754},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3232905864715576},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.10883760452270508},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.103147953748703},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2189394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2189394","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1502559739","https://openalex.org/W1515959435","https://openalex.org/W1658286076","https://openalex.org/W1989178937","https://openalex.org/W2042835116","https://openalex.org/W2043340768","https://openalex.org/W2054739713","https://openalex.org/W2072547867","https://openalex.org/W2097027490","https://openalex.org/W2121327775","https://openalex.org/W2123239012","https://openalex.org/W2128208045","https://openalex.org/W2136357775","https://openalex.org/W2147524308","https://openalex.org/W2155006989","https://openalex.org/W2165365531","https://openalex.org/W6637046749","https://openalex.org/W6679220590","https://openalex.org/W6681649534"],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W1993191611","https://openalex.org/W2189498595","https://openalex.org/W1999755551","https://openalex.org/W2578331457","https://openalex.org/W4238392246","https://openalex.org/W1594092496","https://openalex.org/W2029518214","https://openalex.org/W3142189107"],"abstract_inverted_index":{"The":[0,50,83],"continuing":[1],"trend":[2],"toward":[3],"increased":[4],"parallelism":[5],"in":[6,12,23],"processor":[7,18],"design":[8],"can":[9],"be":[10],"seen":[11],"both":[13],"the":[14,39,43,66,90,96,106,113,117,125,129],"growing":[15,51],"number":[16],"of":[17,41,46,53,62,128],"cores":[19],"per":[20],"system":[21],"and":[22,33,94,112],"on-core":[24],"hardware":[25,48,67,76,119],"mechanisms":[26],"that":[27],"assist":[28],"parallelism,":[29],"such":[30,47],"as":[31],"multithreading":[32],"cache":[34],"hierarchies.":[35],"This":[36],"complexity":[37],"exacerbates":[38],"problem":[40],"ensuring":[42],"functional":[44],"correctness":[45],"systems.":[49],"importance":[52],"post-silicon":[54,126],"validation":[55,127],"is":[56,86,99],"leading":[57],"to":[58],"an":[59],"emerging":[60],"type":[61],"parallel":[63,75,92],"application,":[64],"namely,":[65],"exerciser.":[68],"We":[69,104],"describe":[70,105],"a":[71,101,121],"method":[72],"for":[73,124],"exercising":[74],"by":[77,116],"generating":[78],"pseudorandom":[79],"concurrent":[80,102],"test":[81,84],"programs.":[82],"generation":[85],"carried":[87],"out":[88],"on":[89],"tested":[91],"platform":[93],"thus":[95],"generator":[97],"itself":[98],"also":[100],"program.":[103],"challenges":[107],"associated":[108],"with":[109],"this":[110],"technology":[111],"approach":[114],"used":[115],"Threadmill":[118],"exerciser,":[120],"tool":[122],"developed":[123],"IBM":[130],"POWER7":[131],"processor.":[132]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}