{"id":"https://openalex.org/W2067399555","doi":"https://doi.org/10.1109/tcad.2012.2187205","title":"Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs","display_name":"Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs","publication_year":2012,"publication_date":"2012-06-14","ids":{"openalex":"https://openalex.org/W2067399555","doi":"https://doi.org/10.1109/tcad.2012.2187205","mag":"2067399555"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2187205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2187205","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053083568","display_name":"Ming-Chao Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Chao Lee","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000141831","display_name":"Yiyu Shi","orcid":"https://orcid.org/0000-0002-6788-9823"},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiyu Shi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Missouri University of Science and Technology, Rolla, MO, USA","Dept. of Electr. & Comput. Eng., Missouri Univ. of Sci. & Technol., Rolla, MO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Missouri University of Science and Technology, Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Missouri Univ. of Sci. & Technol., Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102148020","display_name":"Shih-Chieh Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chieh Chang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2498,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.61154021,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"7","first_page":"1041","last_page":"1049"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.787640392780304},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6235971450805664},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49793529510498047},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.42417532205581665},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4215690493583679},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41192659735679626},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3463892936706543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15124499797821045},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1470455825328827},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14032569527626038},{"id":"https://openalex.org/keywords/operations-management","display_name":"Operations management","score":0.1274835467338562},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.12260106205940247},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10026109218597412},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.06067991256713867},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05477386713027954}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.787640392780304},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6235971450805664},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49793529510498047},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.42417532205581665},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4215690493583679},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41192659735679626},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3463892936706543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15124499797821045},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1470455825328827},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14032569527626038},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.1274835467338562},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.12260106205940247},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10026109218597412},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.06067991256713867},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05477386713027954},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2187205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2187205","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.41999998688697815,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1582019256","https://openalex.org/W1985616818","https://openalex.org/W2019592163","https://openalex.org/W2038501600","https://openalex.org/W2091339753","https://openalex.org/W2101293217","https://openalex.org/W2126416778","https://openalex.org/W2127039903","https://openalex.org/W2139515940","https://openalex.org/W2160457997","https://openalex.org/W3203011645","https://openalex.org/W4229624828","https://openalex.org/W4246982917","https://openalex.org/W6655081566"],"related_works":["https://openalex.org/W1977265645","https://openalex.org/W2188969944","https://openalex.org/W2170666639","https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W2384792908","https://openalex.org/W2160715044","https://openalex.org/W2157504143","https://openalex.org/W2005728592","https://openalex.org/W2081541784"],"abstract_inverted_index":{"Power":[0],"gating":[1,155],"has":[2],"been":[3],"a":[4,37,68,103,122],"very":[5],"effective":[6],"way":[7],"to":[8,17,25,42,57,101,120],"reduce":[9],"power":[10,154],"leakage.":[11],"Normally,":[12],"wakeup":[13,32,70,78,104,108,123,143],"scheduling":[14,71,105,124],"is":[15,40,99,133],"required":[16],"control":[18],"the":[19,27,31,44,49,55,59,75,85,93,111,115,118,130],"turn-on":[20,60],"times":[21,61,79],"of":[22,62],"sleep":[23,63],"transistors":[24],"limit":[26],"surge":[28],"current":[29],"during":[30],"process.":[33],"In":[34],"this":[35,90],"paper,":[36],"voltage":[38,47,86],"sensor":[39],"adopted":[41],"compare":[43],"virtual":[45],"ground":[46],"with":[48,106,125,139],"predesigned":[50],"reference":[51],"voltages,":[52],"and":[53,80],"use":[54],"result":[56],"determine":[58],"transistors.":[64],"We":[65],"then":[66],"propose":[67],"novel":[69],"formulation":[72],"that":[73,138],"considers":[74],"tradeoff":[76],"between":[77],"hardware":[81,150],"resources":[82],"incurred":[83],"by":[84],"sensor.":[87],"To":[88],"address":[89],"problem,":[91],"on":[92],"one":[94],"hand,":[95,117],"an":[96],"efficient":[97],"algorithm":[98,119,146],"proposed":[100],"find":[102,121],"minimum":[107,126],"time":[109],"under":[110,129],"resource":[112,127,151],"constraint.":[113],"On":[114],"other":[116],"usage":[128],"timing":[131],"budget":[132],"presented.":[134],"Experimental":[135],"results":[136],"show":[137],"little":[140],"increase":[141],"in":[142],"times,":[144],"our":[145],"can":[147],"achieve":[148],"significant":[149],"reduction":[152],"for":[153],"designs.":[156]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}