{"id":"https://openalex.org/W2014295176","doi":"https://doi.org/10.1109/tcad.2012.2182767","title":"Subtractive Router for Tree-Driven-Grid Clocks","display_name":"Subtractive Router for Tree-Driven-Grid Clocks","publication_year":2012,"publication_date":"2012-05-25","ids":{"openalex":"https://openalex.org/W2014295176","doi":"https://doi.org/10.1109/tcad.2012.2182767","mag":"2014295176"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2182767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2182767","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066647898","display_name":"Haifeng Qian","orcid":"https://orcid.org/0000-0002-7189-6903"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Haifeng Qian","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054155143","display_name":"P.J. Restle","orcid":"https://orcid.org/0000-0002-3124-4265"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phillip J. Restle","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038455045","display_name":"Joseph Kozhaya","orcid":null},"institutions":[{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph N. Kozhaya","raw_affiliation_strings":["IBM Systems and Technology Group, Research Triangle Park, NC, USA","[IBM Systems and Technology Group, Research Triangle Park, NC, USA]"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I1309191912"]},{"raw_affiliation_string":"[IBM Systems and Technology Group, Research Triangle Park, NC, USA]","institution_ids":["https://openalex.org/I1309191912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097665182","display_name":"Clifford L. Gunion","orcid":null},"institutions":[{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clifford L. Gunion","raw_affiliation_strings":["IBM Systems and Technology Group, Research Triangle Park, NC, USA","[IBM Systems and Technology Group, Research Triangle Park, NC, USA]"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I1309191912"]},{"raw_affiliation_string":"[IBM Systems and Technology Group, Research Triangle Park, NC, USA]","institution_ids":["https://openalex.org/I1309191912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066647898"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":1.964,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86963697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"31","issue":"6","first_page":"868","last_page":"877"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.788862407207489},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7286117672920227},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6493932008743286},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6322695016860962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6315670013427734},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5807545185089111},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5467471480369568},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5124285817146301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4675546884536743},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.43976402282714844},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.43644118309020996},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.43371233344078064},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.42625558376312256},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.38779470324516296},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.35285091400146484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27155929803848267},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11338666081428528}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.788862407207489},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7286117672920227},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6493932008743286},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6322695016860962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6315670013427734},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5807545185089111},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5467471480369568},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5124285817146301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4675546884536743},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.43976402282714844},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.43644118309020996},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.43371233344078064},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.42625558376312256},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.38779470324516296},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.35285091400146484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27155929803848267},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11338666081428528},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2182767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2182767","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W190105428","https://openalex.org/W1514437667","https://openalex.org/W1531582809","https://openalex.org/W1557838043","https://openalex.org/W1963547452","https://openalex.org/W1977556410","https://openalex.org/W1987980734","https://openalex.org/W2003542156","https://openalex.org/W2021856858","https://openalex.org/W2032024709","https://openalex.org/W2032244362","https://openalex.org/W2046079692","https://openalex.org/W2054938277","https://openalex.org/W2069809851","https://openalex.org/W2076139224","https://openalex.org/W2078174680","https://openalex.org/W2103741020","https://openalex.org/W2113679062","https://openalex.org/W2115468286","https://openalex.org/W2120970098","https://openalex.org/W2122533670","https://openalex.org/W2136768070","https://openalex.org/W2149417654","https://openalex.org/W2153580689","https://openalex.org/W2161314050","https://openalex.org/W2171856045","https://openalex.org/W2173972090","https://openalex.org/W4213255380","https://openalex.org/W4230361805","https://openalex.org/W4234450736","https://openalex.org/W4236190982","https://openalex.org/W4237638069","https://openalex.org/W4242608849","https://openalex.org/W4244436417"],"related_works":["https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W2163637408","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W2520965597","https://openalex.org/W1999924508","https://openalex.org/W2981406251"],"abstract_inverted_index":{"A":[0],"tree-driven":[1,57],"clock":[2,9,26,34,48,58,89,92,115],"grid":[3],"has":[4],"become":[5],"the":[6,31],"choice":[7,32],"of":[8,33,100],"delivery":[10,35],"for":[11,36],"most":[12],"microprocessors,":[13],"due":[14],"to":[15,18,120],"its":[16],"ability":[17],"achieve":[19],"lower":[20,23],"skew":[21,71,86],"and":[22,28,82,103,118],"variability":[24],"than":[25],"trees,":[27],"is":[29],"becoming":[30],"certain":[37],"high-end":[38],"application-specific":[39],"integrated":[40],"circuit":[41],"designs.":[42],"This":[43,91],"paper":[44],"reports":[45],"on":[46],"a":[47,61,96],"routing":[49,93],"tool":[50,94],"that":[51],"was":[52],"used":[53],"in":[54,60],"designing":[55],"multiple":[56],"grids":[59],"2.3":[62],"GHz":[63],"processor":[64],"system-on-chip,":[65],"which":[66],"achieved":[67],"below":[68,83],"5":[69],"ps":[70,85],"within":[72],"500":[73],"<formula":[74],"formulatype=\"inline\"":[75],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[76],"xmlns:xlink=\"http://www.w3.org/1999/xlink\"><tex":[77],"Notation=\"TeX\">$\\mu{\\rm":[78],"m}$</tex></formula>":[79],"Manhattan":[80],"distance":[81],"10":[84],"across":[87],"each":[88],"grid.":[90],"employs":[95],"nonsequential":[97],"algorithm":[98],"comprised":[99],"linear":[101],"programming":[102],"combinatorial":[104],"heuristics.":[105],"Its":[106],"robust":[107],"length-matching":[108],"capability":[109],"enables":[110],"flexible":[111],"buffer":[112],"placement,":[113],"improved":[114],"signal":[116],"quality,":[117],"robustness":[119],"variations.":[121]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}