{"id":"https://openalex.org/W2067609377","doi":"https://doi.org/10.1109/tcad.2011.2181846","title":"Test Application for Analog/RF Circuits With Low Computational Burden","display_name":"Test Application for Analog/RF Circuits With Low Computational Burden","publication_year":2012,"publication_date":"2012-05-25","ids":{"openalex":"https://openalex.org/W2067609377","doi":"https://doi.org/10.1109/tcad.2011.2181846","mag":"2067609377"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2181846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2181846","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108524932","display_name":"Ender Y\u0131lmaz","orcid":"https://orcid.org/0009-0004-0254-5845"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ender Yilmaz","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108524932"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.1684,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78730905,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"31","issue":"6","first_page":"968","last_page":"979"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.746145486831665},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.706892192363739},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6029345393180847},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5640424489974976},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5417502522468567},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5318139791488647},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4812602698802948},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4644484519958496},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4569869041442871},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44050711393356323},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38872861862182617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24380838871002197},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13821259140968323},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13211524486541748},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13110098242759705}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.746145486831665},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.706892192363739},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6029345393180847},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5640424489974976},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5417502522468567},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5318139791488647},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4812602698802948},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4644484519958496},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4569869041442871},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44050711393356323},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38872861862182617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24380838871002197},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13821259140968323},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13211524486541748},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13110098242759705},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2011.2181846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2181846","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:1421728","is_oa":false,"landing_page_url":"http://discovery.ucl.ac.uk/1421728/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"   IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS , 31  (6)   pp. 968-979.   (2012)      ","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W95541358","https://openalex.org/W1686846969","https://openalex.org/W1723333647","https://openalex.org/W1911475913","https://openalex.org/W1988192422","https://openalex.org/W2024465941","https://openalex.org/W2099992850","https://openalex.org/W2102378583","https://openalex.org/W2104486691","https://openalex.org/W2104972179","https://openalex.org/W2105583569","https://openalex.org/W2115785325","https://openalex.org/W2116555368","https://openalex.org/W2117731817","https://openalex.org/W2121692978","https://openalex.org/W2131610230","https://openalex.org/W2136007135","https://openalex.org/W2139497890","https://openalex.org/W2144042770","https://openalex.org/W2147930497","https://openalex.org/W2156227942","https://openalex.org/W2161332022","https://openalex.org/W2162433349","https://openalex.org/W2171440868","https://openalex.org/W2752885492","https://openalex.org/W2946046356","https://openalex.org/W3149114438","https://openalex.org/W6675432633"],"related_works":["https://openalex.org/W1588361197","https://openalex.org/W2091533492","https://openalex.org/W1991935474","https://openalex.org/W1953724919","https://openalex.org/W2134369540","https://openalex.org/W2408214455","https://openalex.org/W2082561435","https://openalex.org/W1950483953","https://openalex.org/W2110962837","https://openalex.org/W4235748303"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4,68],"an":[5,143],"adaptive":[6],"test":[7,12,28,59,108,132,150,156,160,166],"strategy":[8],"that":[9,82],"tailors":[10],"the":[11,17,27,32,39,45,52,58,71,75,93,103,122,154,164,169,182],"sequence":[13],"with":[14,128],"respect":[15],"to":[16,69,85,105],"properties":[18],"of":[19,23,74],"each":[20],"individual":[21],"instance":[22],"a":[24,136],"circuit.":[25,146,171,184],"Reducing":[26],"set":[29,60],"by":[30],"analyzing":[31],"dropout":[33],"patterns":[34],"during":[35],"characterization":[36],"and":[37,78,116,142],"eliminating":[38],"unnecessary":[40,87],"tests":[41,81],"has":[42],"always":[43],"been":[44],"approach":[46],"for":[47,64,135,153,163,168,181],"high":[48],"volume":[49],"production":[50],"in":[51,102],"analog":[53,144],"domain.":[54],"However,":[55],"once":[56],"determined,":[57],"remains":[61],"typically":[62],"fixed":[63],"all":[65],"devices.":[66],"We":[67,124],"exploit":[70],"statistical":[72],"diversity":[73],"manufactured":[76],"devices":[77],"adaptively":[79],"eliminate":[80],"are":[83],"determined":[84],"be":[86],"based":[88],"on":[89,92,121],"information":[90,99],"obtained":[91],"circuit":[94,141],"under":[95],"test.":[96],"Test":[97],"time":[98,157,161],"is":[100,113,179],"incorporated":[101],"method":[104],"yield":[106],"short":[107],"time.":[109],"The":[110],"proposed":[111],"methodology":[112],"computationally":[114],"efficient":[115],"imposes":[117],"very":[118],"little":[119],"overhead":[120],"tester.":[123],"compare":[125],"our":[126],"results":[127],"other":[129],"similar":[130],"specification-based":[131],"reduction":[133,162],"techniques":[134],"low":[137],"noise":[138],"amplifier":[139],"(LNA)":[140],"industrial":[145,183],"Results":[147],"show":[148],"85%":[149],"quality":[151,167],"improvement":[152],"same":[155,165],"or":[158],"24%":[159],"LNA":[170],"Moreover,":[172],"near":[173],"zero":[174],"defective":[175],"parts":[176],"per":[177],"million":[178],"achieved":[180]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}