{"id":"https://openalex.org/W2907173497","doi":"https://doi.org/10.1109/tcad.2011.2173490","title":"Obstacle-Aware Clock-Tree Shaping During Placement","display_name":"Obstacle-Aware Clock-Tree Shaping During Placement","publication_year":2012,"publication_date":"2012-01-30","ids":{"openalex":"https://openalex.org/W2907173497","doi":"https://doi.org/10.1109/tcad.2011.2173490","mag":"2907173497"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2173490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2173490","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100436332","display_name":"Dong\u2010Jin Lee","orcid":"https://orcid.org/0000-0003-3135-869X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dong-Jin Lee","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100436332"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":2.7005,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.91084054,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"31","issue":"2","first_page":"205","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74811190366745},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6116322875022888},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.551313042640686},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5089030265808105},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5083486437797546},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.504670262336731},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.496707022190094},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4878371059894562},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.46104806661605835},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.44018393754959106},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.4160258173942566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.388982892036438},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36559227108955383},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33556854724884033},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26908114552497864},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2118576169013977},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16350305080413818},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.14850500226020813}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74811190366745},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6116322875022888},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.551313042640686},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5089030265808105},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5083486437797546},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.504670262336731},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.496707022190094},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4878371059894562},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.46104806661605835},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.44018393754959106},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.4160258173942566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.388982892036438},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36559227108955383},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33556854724884033},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26908114552497864},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2118576169013977},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16350305080413818},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.14850500226020813},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2011.2173490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2173490","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1511001635","https://openalex.org/W1605203071","https://openalex.org/W1607353855","https://openalex.org/W1782592379","https://openalex.org/W1917288656","https://openalex.org/W1944814515","https://openalex.org/W1970310355","https://openalex.org/W1973505932","https://openalex.org/W1976661117","https://openalex.org/W1984954427","https://openalex.org/W2000606381","https://openalex.org/W2002525234","https://openalex.org/W2003145440","https://openalex.org/W2004375829","https://openalex.org/W2041950850","https://openalex.org/W2047086368","https://openalex.org/W2055372196","https://openalex.org/W2079836299","https://openalex.org/W2095644119","https://openalex.org/W2104796877","https://openalex.org/W2116021187","https://openalex.org/W2120129706","https://openalex.org/W2127611603","https://openalex.org/W2128876681","https://openalex.org/W2129107674","https://openalex.org/W2150499679","https://openalex.org/W2150547314","https://openalex.org/W2157024459","https://openalex.org/W2163899785","https://openalex.org/W2167848093","https://openalex.org/W2170009145","https://openalex.org/W2171125334","https://openalex.org/W3103339143","https://openalex.org/W4213075593","https://openalex.org/W4234618292","https://openalex.org/W4245154887","https://openalex.org/W4248399305","https://openalex.org/W4250702245","https://openalex.org/W6650276683","https://openalex.org/W6651536982","https://openalex.org/W6663931090"],"related_works":["https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W3006003651","https://openalex.org/W60672686","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2163637408","https://openalex.org/W2787237207","https://openalex.org/W2520965597","https://openalex.org/W3150661190"],"abstract_inverted_index":{"Traditional":[0],"integrated":[1],"circuit":[2],"(IC)":[3],"design":[4],"flows":[5],"optimize":[6],"clock":[7,30,61,90,150],"networks":[8],"before":[9],"signal-net":[10],"routing":[11],"are":[12],"limited":[13],"by":[14,67,127,135],"the":[15],"quality":[16],"of":[17,149],"register":[18,37,69],"placement.":[19],"Existing":[20],"publications":[21],"also":[22],"reflect":[23],"this":[24,57],"bias":[25],"and":[26,42,52,92,95,129],"focus":[27],"mostly":[28],"on":[29,105],"routing.":[31],"The":[32],"few":[33],"known":[34],"techniques":[35],"for":[36,46],"placement":[38,51,66],"exhibit":[39],"significant":[40],"limitations":[41],"do":[43],"not":[44],"account":[45],"recent":[47],"progress":[48],"in":[49],"large-scale":[50],"obstacle-aware":[53,74],"clock-network":[54],"synthesis.":[55],"In":[56],"paper,":[58],"we":[59],"integrate":[60],"network":[62],"synthesis":[63],"within":[64],"global":[65],"optimizing":[68],"locations.":[70],"We":[71],"propose:":[72],"1)":[73],"virtual":[75],"clock-tree":[76,121],"synthesis;":[77],"2)":[78],"arboreal":[79],"clock-net":[80],"contraction":[81],"force":[82,99],"with":[83,108],"virtual-node":[84],"insertion,":[85],"which":[86],"can":[87],"handle":[88],"multiple":[89],"domains":[91],"gated":[93],"clocks;":[94],"3)":[96],"an":[97],"obstacle-avoidance":[98],"(OAF).":[100],"Our":[101],"work":[102],"is":[103],"validated":[104],"large":[106],"benchmarks":[107],"numerous":[109],"macroblocks.":[110],"Experimental":[111],"results":[112],"indicate":[113],"that":[114,144],"our":[115,145],"software":[116],"implementation,":[117],"called":[118],"Lopper,":[119],"prunes":[120],"branches":[122],"to":[123],"reduce":[124],"their":[125],"length":[126],"30.0%-36.6%":[128],"average":[130],"total":[131],"dynamic":[132],"power":[133],"consumption":[134],"6.8%-11.6%":[136],"versus":[137],"conventional":[138],"wirelength-driven":[139],"approaches.":[140],"SPICE-driven":[141],"simulations":[142],"show":[143],"methods":[146],"improve":[147],"robustness":[148],"trees.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}