{"id":"https://openalex.org/W2083129574","doi":"https://doi.org/10.1109/tcad.2011.2170569","title":"Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs","display_name":"Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs","publication_year":2012,"publication_date":"2012-03-27","ids":{"openalex":"https://openalex.org/W2083129574","doi":"https://doi.org/10.1109/tcad.2011.2170569","mag":"2083129574"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2170569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2170569","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101941698","display_name":"Shyue-Kung Lu","orcid":"https://orcid.org/0000-0001-9232-2012"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyue-Kung Lu","raw_affiliation_strings":["Laboratory of Reliable and Secure Computing, Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Dept. of Electr. Eng., Nat. Taiwan Univ. of Science & Technol., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Reliable and Secure Computing, Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Taiwan Univ. of Science & Technol., Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100344975","display_name":"Zhenyu Wang","orcid":"https://orcid.org/0000-0002-9946-1418"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zhen-Yu Wang","raw_affiliation_strings":["Very Large Scale Integration Computer-Aided Design Laboratory, Department of Electronic Engineering, Fu Jen Catholic University, Taipei, Taiwan","Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Very Large Scale Integration Computer-Aided Design Laboratory, Department of Electronic Engineering, Fu Jen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068536289","display_name":"Yi-Ming Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ming Tsai","raw_affiliation_strings":["Very Large Scale Integration Computer-Aided Design Laboratory, Department of Electronic Engineering, Fu Jen Catholic University, Taipei, Taiwan","Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Very Large Scale Integration Computer-Aided Design Laboratory, Department of Electronic Engineering, Fu Jen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111862021","display_name":"Jiann-Liang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiann-Liang Chen","raw_affiliation_strings":["Laboratory of Reliable and Secure Computing, Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","Dept. of Electr. Eng., Nat. Taiwan Univ. of Science & Technol., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Reliable and Secure Computing, Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Taiwan Univ. of Science & Technol., Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3174,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.88387156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"31","issue":"4","first_page":"620","last_page":"629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8498075008392334},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6848856806755066},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.6703529357910156},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.6299424171447754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6161658763885498},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5174034833908081},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5139369368553162},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4871360957622528},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4526611566543579},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.4435757100582123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.430446594953537},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.427762508392334},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4209303557872772},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.407590389251709},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3629310727119446},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.35525792837142944},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33708953857421875},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.28788667917251587},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20997169613838196},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1552327275276184},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0807732343673706}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8498075008392334},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6848856806755066},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.6703529357910156},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.6299424171447754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6161658763885498},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5174034833908081},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5139369368553162},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4871360957622528},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4526611566543579},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.4435757100582123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.430446594953537},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.427762508392334},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4209303557872772},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.407590389251709},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3629310727119446},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.35525792837142944},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33708953857421875},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.28788667917251587},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20997169613838196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1552327275276184},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0807732343673706},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2011.2170569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2170569","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1515138646","https://openalex.org/W1922918362","https://openalex.org/W1966747106","https://openalex.org/W1973508428","https://openalex.org/W1988003168","https://openalex.org/W2005160252","https://openalex.org/W2009511314","https://openalex.org/W2040066907","https://openalex.org/W2044407030","https://openalex.org/W2079486027","https://openalex.org/W2083675073","https://openalex.org/W2086805781","https://openalex.org/W2096314285","https://openalex.org/W2098987953","https://openalex.org/W2116273964","https://openalex.org/W2117314013","https://openalex.org/W2122979515","https://openalex.org/W2134822007","https://openalex.org/W2139641851","https://openalex.org/W2146986220","https://openalex.org/W2155640457","https://openalex.org/W2159103279","https://openalex.org/W2162154752","https://openalex.org/W2169087039","https://openalex.org/W3142145731","https://openalex.org/W4232516809","https://openalex.org/W4256298596","https://openalex.org/W6661400737","https://openalex.org/W6678212036","https://openalex.org/W6680745762","https://openalex.org/W6684586602"],"related_works":["https://openalex.org/W1979982061","https://openalex.org/W2491097902","https://openalex.org/W1575240748","https://openalex.org/W2044064773","https://openalex.org/W4389371524","https://openalex.org/W2067726165","https://openalex.org/W2145484885","https://openalex.org/W1994115836","https://openalex.org/W1965584816","https://openalex.org/W2072931004"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"efficient":[3,141],"built-in":[4,119],"self-repair":[5],"(BISR)":[6],"techniques":[7],"for":[8,118,153],"multiple":[9],"repairable":[10],"memory":[11,23,29,33,37,51,55,72,78,83,156,161],"cores":[12,24,52,79],"with":[13],"different":[14],"sizes":[15],"and":[16,41,46,131],"divided":[17,42,60],"redundancy":[18,89,106,114],"mechanisms":[19],"are":[20,25,57],"proposed.":[21,123],"Embedded":[22],"first":[26],"partitioned":[27,58],"into":[28,43,59],"groups.":[30],"For":[31],"each":[32],"group,":[34],"a":[35,54,91,108],"redundant":[36,71],"module":[38],"is":[39,95,121,167],"added":[40],"row":[44,92],"blocks":[45],"column":[47],"blocks.":[48],"Moreover,":[49,145],"the":[50,67,81,87,98,104,128,140,146,150],"within":[53,80],"group":[56,157],"arrays":[61],"(consisting":[62],"of":[63,66,143,149,159,163],"row/column":[64],"blocks)":[65],"same":[68,82],"size.":[69],"The":[70],"can":[73,134],"be":[74,135],"shared":[75],"among":[76],"all":[77],"group.":[84],"Therefore,":[85],"unlike":[86],"traditional":[88],"architectures,":[90],"(column)":[93],"block":[94],"used":[96],"as":[97],"basic":[99],"replacement":[100],"element.":[101],"Based":[102],"on":[103],"proposed":[105],"architecture,":[107],"heuristic":[109],"heterogeneous":[110],"extended":[111],"spare":[112],"pivoting":[113],"analysis":[115],"algorithm":[116],"suitable":[117],"implementation":[120],"also":[122],"Experimental":[124],"results":[125],"show":[126],"that":[127],"repair":[129],"rate":[130],"manufacturing":[132],"yield":[133],"improved":[136],"significantly":[137],"due":[138],"to":[139],"usage":[142],"redundancy.":[144],"area":[147],"overhead":[148],"BISR":[151],"circuitry":[152],"an":[154],"example":[155],"consisting":[158],"four":[160],"instances":[162],"size":[164],"9.25":[165],"Mbits":[166],"only":[168],"1.12%.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}