{"id":"https://openalex.org/W2156791373","doi":"https://doi.org/10.1109/tcad.2011.2165071","title":"Diagnosis of Interconnect Full Open Defects in the Presence of Fan-Out","display_name":"Diagnosis of Interconnect Full Open Defects in the Presence of Fan-Out","publication_year":2011,"publication_date":"2011-11-21","ids":{"openalex":"https://openalex.org/W2156791373","doi":"https://doi.org/10.1109/tcad.2011.2165071","mag":"2156791373"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2165071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2165071","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035927570","display_name":"Daniel Arum\u00ed","orcid":"https://orcid.org/0000-0002-6638-7485"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Daniel Arumi","raw_affiliation_strings":["Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047134367","display_name":"R. Rodr\u00edguez\u2010Monta\u00f1\u00e9s","orcid":"https://orcid.org/0000-0001-6231-0862"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rosa Rodriguez-Montanes","raw_affiliation_strings":["Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012439108","display_name":"Joan Figueras","orcid":"https://orcid.org/0000-0003-4203-0788"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Joan Figueras","raw_affiliation_strings":["Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074964895","display_name":"S. Eichenberger","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Stefan Eichenberger","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055122093","display_name":"C. Hora","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Camelia Hora","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013997501","display_name":"B. Kruseman","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Kruseman","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5035927570"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":1.0075,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79087525,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"30","issue":"12","first_page":"1911","last_page":"1922"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7484760284423828},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5502028465270996},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5494056940078735},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5327052474021912},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.513419508934021},{"id":"https://openalex.org/keywords/fan-out","display_name":"Fan-out","score":0.4727027416229248},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47214534878730774},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4227180480957031},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3093535304069519},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2956591248512268},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2647532522678375},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17478671669960022},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.06343230605125427}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7484760284423828},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5502028465270996},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5494056940078735},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5327052474021912},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.513419508934021},{"id":"https://openalex.org/C68812741","wikidata":"https://www.wikidata.org/wiki/Q636609","display_name":"Fan-out","level":3,"score":0.4727027416229248},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47214534878730774},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4227180480957031},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3093535304069519},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2956591248512268},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2647532522678375},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17478671669960022},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.06343230605125427},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2011.2165071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2165071","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1567725803","https://openalex.org/W1727912659","https://openalex.org/W1735018384","https://openalex.org/W1974887607","https://openalex.org/W1991398325","https://openalex.org/W2049269261","https://openalex.org/W2058277122","https://openalex.org/W2069410692","https://openalex.org/W2097800300","https://openalex.org/W2099510197","https://openalex.org/W2102186636","https://openalex.org/W2104231257","https://openalex.org/W2107180895","https://openalex.org/W2107561432","https://openalex.org/W2113731618","https://openalex.org/W2117253172","https://openalex.org/W2121796725","https://openalex.org/W2123095027","https://openalex.org/W2127621000","https://openalex.org/W2131265188","https://openalex.org/W2133672555","https://openalex.org/W2137552141","https://openalex.org/W2143529666","https://openalex.org/W2145404141","https://openalex.org/W2151393930","https://openalex.org/W2153049419","https://openalex.org/W2156805520","https://openalex.org/W2160968649","https://openalex.org/W2169294720","https://openalex.org/W2170290165","https://openalex.org/W2171012943","https://openalex.org/W2539235335","https://openalex.org/W2809413928","https://openalex.org/W3142491240","https://openalex.org/W4237503503","https://openalex.org/W4237634676","https://openalex.org/W6633801797","https://openalex.org/W6685062322","https://openalex.org/W6752832882"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W2008827750","https://openalex.org/W3094224064","https://openalex.org/W815745775","https://openalex.org/W2676812764"],"abstract_inverted_index":{"The":[0,112],"development":[1],"of":[2,36,60,81,103,127],"accurate":[3,28],"diagnosis":[4,29,47,69,90],"methodologies":[5],"is":[6,30,84,114],"important":[7],"to":[8,32,116],"identify":[9],"process":[10],"problems":[11],"and":[12,99],"achieve":[13],"fast":[14],"yield":[15],"improvement.":[16],"As":[17],"open":[18,46,95],"defects":[19,96],"are":[20,49,140],"becoming":[21],"dominant":[22],"in":[23,73,124],"some":[24],"CMOS":[25],"technologies,":[26],"their":[27],"key":[31],"improving":[33],"the":[34,52,58,61,68,79,101,108,125],"quality":[35],"new":[37],"very":[38],"large-scale":[39],"integrated":[40],"circuits.":[41],"Widely":[42],"used":[43],"interconnect":[44,74,93,119],"full":[45,94],"procedures":[48],"based":[50],"on":[51,107],"assumption":[53,66],"that":[54],"neighboring":[55],"lines":[56,75],"determine":[57],"voltage":[59],"defective":[62,109,134],"line.":[63],"However,":[64],"this":[65],"decreases":[67],"efficiency":[70],"for":[71,92,132],"opens":[72,120],"with":[76,121],"fan-out,":[77],"where":[78],"influence":[80],"transistor":[82,104],"capacitances":[83,106],"significant.":[85],"This":[86],"paper":[87],"presents":[88],"a":[89],"methodology":[91,113],"which":[97],"considers":[98],"models":[100],"impact":[102],"parasitic":[105],"node":[110],"accurately.":[111],"able":[115],"properly":[117],"diagnose":[118],"fan-out":[122],"even":[123],"presence":[126],"Byzantine":[128],"behavior.":[129],"Diagnosis":[130],"results":[131],"real":[133],"devices":[135],"from":[136],"different":[137],"technology":[138],"nodes":[139],"also":[141],"provided.":[142]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}