{"id":"https://openalex.org/W2134895826","doi":"https://doi.org/10.1109/tcad.2011.2158432","title":"3-D Parallel Fault Simulation With GPGPU","display_name":"3-D Parallel Fault Simulation With GPGPU","publication_year":2011,"publication_date":"2011-09-23","ids":{"openalex":"https://openalex.org/W2134895826","doi":"https://doi.org/10.1109/tcad.2011.2158432","mag":"2134895826"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2158432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2158432","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100771485","display_name":"Min Li","orcid":"https://orcid.org/0000-0001-5428-6276"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Min Li","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael S. Hsiao","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Bradley Dept. of Electr. & Comput. Eng., Virginia Polytech. Inst. & State Univ., Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100771485"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":2.0149,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.87658681,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"30","issue":"10","first_page":"1545","last_page":"1555"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8430207967758179},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.8395435810089111},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7894222736358643},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.736185610294342},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.617708146572113},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5934532880783081},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.5890177488327026},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.42151787877082825},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3510463833808899},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.2175886034965515}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8430207967758179},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.8395435810089111},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7894222736358643},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.736185610294342},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.617708146572113},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5934532880783081},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.5890177488327026},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.42151787877082825},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3510463833808899},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.2175886034965515}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2011.2158432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2158432","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W151183725","https://openalex.org/W1566904673","https://openalex.org/W1588481459","https://openalex.org/W1964839541","https://openalex.org/W1967321130","https://openalex.org/W1975338463","https://openalex.org/W1989218840","https://openalex.org/W2003968955","https://openalex.org/W2008424443","https://openalex.org/W2012278694","https://openalex.org/W2062716389","https://openalex.org/W2064341251","https://openalex.org/W2110683333","https://openalex.org/W2112708371","https://openalex.org/W2115359487","https://openalex.org/W2118032958","https://openalex.org/W2127673274","https://openalex.org/W2130022711","https://openalex.org/W2133250872","https://openalex.org/W2134856947","https://openalex.org/W2151762825","https://openalex.org/W2152406824","https://openalex.org/W2155298431","https://openalex.org/W2155503253","https://openalex.org/W2156134464","https://openalex.org/W2165806469","https://openalex.org/W2167094252","https://openalex.org/W2169553754","https://openalex.org/W2171587453","https://openalex.org/W2310261370","https://openalex.org/W3142439932","https://openalex.org/W3146952922","https://openalex.org/W4235789417","https://openalex.org/W6674676368","https://openalex.org/W6682419535","https://openalex.org/W6683036265"],"related_works":["https://openalex.org/W2983282793","https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W2149078538","https://openalex.org/W2080146221","https://openalex.org/W2546223573","https://openalex.org/W2794923745"],"abstract_inverted_index":{"General":[0],"purpose":[1],"computing":[2,13],"on":[3,87,101,109,146],"graphical":[4],"processing":[5,62],"units":[6],"(GPGPU)":[7],"is":[8,79,92],"a":[9,16,59,110,123,143],"paradigm":[10],"shift":[11],"in":[12,19,29],"that":[14,50,121],"promises":[15],"dramatic":[17],"increase":[18],"performance.":[20],"GPGPU":[21],"also":[22],"brings":[23],"an":[24,40],"unprecedented":[25],"level":[26],"of":[27,55,125],"complexity":[28],"algorithmic":[30],"design":[31],"and":[32,129,138],"software":[33],"development.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"present":[39,107],"efficient":[41],"parallel":[42,75],"fault":[43,76,136],"simulator,":[44],"FSimGP":[45],"<sup":[46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[48],",":[49],"exploits":[51],"the":[52,66,88,102],"high":[53,84],"degree":[54],"parallelism":[56],"supported":[57],"by":[58,94],"state-of-the-art":[60,144],"graphic":[61],"unit":[63],"(GPU)":[64],"with":[65],"NVIDIA":[67,114],"compute":[68],"unified":[69],"device":[70],"architecture.":[71],"A":[72],"novel":[73],"3-D":[74],"simulation":[77],"technique":[78],"proposed":[80],"to":[81,127,132,140],"achieve":[82],"extremely":[83],"computation":[85],"efficiency":[86],"GPU.":[89],"Global":[90],"communication":[91],"minimized":[93],"concentrating":[95],"as":[96,99],"much":[97],"work":[98],"possible":[100],"local":[103],"device's":[104],"memory.":[105],"We":[106],"results":[108],"GPU":[111],"platform":[112],"from":[113],"(a":[115],"GeForce":[116],"GTX":[117],"285":[118],"graphics":[119],"card)":[120],"demonstrate":[122],"speedup":[124],"up":[126,139],"63\u00d7":[128],"4\u00d7":[130],"compared":[131],"two":[133],"other":[134],"GPU-based":[135],"simulators":[137],"95\u00d7":[141],"over":[142],"algorithm":[145],"conventional":[147],"processor":[148],"architectures.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}