{"id":"https://openalex.org/W2119196157","doi":"https://doi.org/10.1109/tcad.2011.2152450","title":"Efficient Data Structures and Methodologies for SAT-Based ATPG Providing High Fault Coverage in Industrial Application","display_name":"Efficient Data Structures and Methodologies for SAT-Based ATPG Providing High Fault Coverage in Industrial Application","publication_year":2011,"publication_date":"2011-08-25","ids":{"openalex":"https://openalex.org/W2119196157","doi":"https://doi.org/10.1109/tcad.2011.2152450","mag":"2119196157"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2152450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2152450","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074786247","display_name":"Stephan Eggersgl\u00fc\u00df","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Stephan Eggersgluss","raw_affiliation_strings":["German Research Center for Artificial Intelligence and the Group of Computer Architecture, University of Brethemen, Bremen, Germany","Group of Comput. Archit., Univ. of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"German Research Center for Artificial Intelligence and the Group of Computer Architecture, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Group of Comput. Archit., Univ. of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Group of Computer Architecture, University of Brethemen, Bremen, Germany","Group of Comput. Archit., Univ. of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Group of Computer Architecture, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Group of Comput. Archit., Univ. of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074786247"],"corresponding_institution_ids":["https://openalex.org/I180437899","https://openalex.org/I33256026"],"apc_list":null,"apc_paid":null,"fwci":2.5186,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.9020712,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"30","issue":"9","first_page":"1411","last_page":"1415"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9500187039375305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6577690243721008},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5849552750587463},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5836998224258423},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.552356481552124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5255864262580872},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.5184880495071411},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.485304057598114},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43825992941856384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3897574543952942},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.334861695766449},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32249224185943604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16925227642059326}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9500187039375305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6577690243721008},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5849552750587463},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5836998224258423},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.552356481552124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5255864262580872},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.5184880495071411},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.485304057598114},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43825992941856384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3897574543952942},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.334861695766449},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32249224185943604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16925227642059326},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2011.2152450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2152450","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1518705996","https://openalex.org/W1994293072","https://openalex.org/W2002476964","https://openalex.org/W2057361103","https://openalex.org/W2098169468","https://openalex.org/W2112886407","https://openalex.org/W2119241964","https://openalex.org/W2135613306","https://openalex.org/W2136503711","https://openalex.org/W2138691602","https://openalex.org/W2146148755","https://openalex.org/W2156358952","https://openalex.org/W2156423392","https://openalex.org/W2160444875","https://openalex.org/W2169468177","https://openalex.org/W2173124859"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2091833418","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W2132684947","https://openalex.org/W1493811107"],"abstract_inverted_index":{"ATPG":[0,78,105],"based":[1],"on":[2,82],"Boolean":[3],"satisfiability":[4],"(SAT)":[5],"turned":[6],"out":[7],"to":[8,13],"be":[9,108],"a":[10,74,87,92],"robust":[11],"alternative":[12],"classical":[14],"structural":[15,64],"automatic":[16],"test":[17],"pattern":[18],"generation":[19],"(ATPG)":[20],"algorithms":[21],"performing":[22],"very":[23,112],"well":[24],"especially":[25],"for":[26,34,48,120],"hard-to-detect":[27],"faults":[28],"but":[29],"suffer":[30],"from":[31],"the":[32,71,95,98,101],"overhead":[33],"easy-to-detect":[35],"faults.":[36,122],"In":[37],"this":[38],"letter,":[39],"we":[40],"propose":[41],"new":[42,75],"efficient":[43],"data":[44,68],"structures":[45,69],"and":[46,91,116],"methodologies":[47],"SAT-based":[49,77,104],"ATPG.":[50],"The":[51],"novel":[52],"incremental":[53],"SAT":[54],"solving":[55],"technique":[56],"dynamic":[57],"clause":[58],"activation":[59],"which":[60],"makes":[61],"use":[62],"of":[63,73,94,103],"information":[65],"using":[66],"dedicated":[67],"forms":[70],"core":[72],"flexible":[76],"approach.":[79],"Experimental":[80],"results":[81],"large":[83],"industrial":[84],"circuits":[85],"show":[86],"significant":[88],"performance":[89],"gain":[90],"removal":[93],"limitations.":[96],"At":[97],"same":[99],"time,":[100],"robustness":[102],"can":[106],"even":[107],"strengthened":[109],"resulting":[110],"in":[111],"high":[113],"fault":[114,118],"efficiency":[115],"increased":[117],"coverage":[119],"transition":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}