{"id":"https://openalex.org/W2104528765","doi":"https://doi.org/10.1109/tcad.2011.2119150","title":"Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems","display_name":"Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems","publication_year":2011,"publication_date":"2011-03-22","ids":{"openalex":"https://openalex.org/W2104528765","doi":"https://doi.org/10.1109/tcad.2011.2119150","mag":"2104528765"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2119150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2119150","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/37053","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109210070","display_name":"Samuel Rodrigo","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Samuel Rodrigo","raw_affiliation_strings":["Parallel Architectures Group, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046815809","display_name":"Jos\u00e9 Flich","orcid":"https://orcid.org/0000-0001-8581-6284"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Flich","raw_affiliation_strings":["Parallel Architectures Group, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036026568","display_name":"Antoni Roca","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antoni Roca","raw_affiliation_strings":["Parallel Architectures Group, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033660496","display_name":"Simone Medardoni","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Simone Medardoni","raw_affiliation_strings":["Intergrated Systems Laboratory, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Intergrated Systems Laboratory, Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["Department of Engineering, University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Engineering, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029138460","display_name":"Jes\u00fas Camacho","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jesus Camacho","raw_affiliation_strings":["Parallel Architectures Group, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050691850","display_name":"Federico Silla","orcid":"https://orcid.org/0000-0002-6435-1200"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Federico Silla","raw_affiliation_strings":["Parallel Architectures Group, Technical University of Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I2799829267","display_name":"Simula Research Laboratory","ror":"https://ror.org/00vn06n10","country_code":"NO","type":"facility","lineage":["https://openalex.org/I2799829267"]},{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES","NO"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","Simula Research Laboratory, Oslo, Norway"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Simula Research Laboratory, Oslo, Norway","institution_ids":["https://openalex.org/I2799829267"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5109210070"],"corresponding_institution_ids":["https://openalex.org/I16097986"],"apc_list":null,"apc_paid":null,"fwci":8.8685,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.98002527,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"30","issue":"4","first_page":"534","last_page":"547"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7660009860992432},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6122329235076904},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5882863998413086},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5780518651008606},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.5207847952842712},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.49706771969795227},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4682755470275879},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45949605107307434},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4429284930229187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3876713216304779},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34560421109199524},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33435553312301636},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3246597647666931},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.20349010825157166}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7660009860992432},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6122329235076904},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5882863998413086},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5780518651008606},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.5207847952842712},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.49706771969795227},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4682755470275879},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45949605107307434},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4429284930229187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3876713216304779},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34560421109199524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33435553312301636},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3246597647666931},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.20349010825157166},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2011.2119150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2119150","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.unife.it:11392/1552200","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1552200","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:riunet.upv.es:10251/37053","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/37053","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/37053","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/37053","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1979418125","https://openalex.org/W1985722570","https://openalex.org/W2059807497","https://openalex.org/W2061388644","https://openalex.org/W2067601010","https://openalex.org/W2073399389","https://openalex.org/W2098151589","https://openalex.org/W2106053735","https://openalex.org/W2108990513","https://openalex.org/W2109389963","https://openalex.org/W2114321370","https://openalex.org/W2125357468","https://openalex.org/W2126353164","https://openalex.org/W2130405708","https://openalex.org/W2138711634","https://openalex.org/W2139593321","https://openalex.org/W2145021036","https://openalex.org/W2164264749","https://openalex.org/W2164341027","https://openalex.org/W2168665069","https://openalex.org/W2171595125","https://openalex.org/W2914484629","https://openalex.org/W3145922515","https://openalex.org/W3150534153","https://openalex.org/W3150546509","https://openalex.org/W3152092244","https://openalex.org/W4211026048","https://openalex.org/W4234856694","https://openalex.org/W4238549726","https://openalex.org/W4285719527","https://openalex.org/W6676410781","https://openalex.org/W6678665702"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W2481444631","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W2139584334","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W2157008728"],"abstract_inverted_index":{"The":[0,126],"high-performance":[1],"computing":[2],"domain":[3],"is":[4],"enriching":[5],"with":[6,148],"the":[7,24,48,119,130,140,155,172,175],"inclusion":[8],"of":[9,16,50,89,98,114,137,174],"networks-on-chip":[10],"(NoCs)":[11],"as":[12,193],"a":[13,64,95,149,194],"key":[14],"component":[15],"many-core":[17],"(CMPs":[18],"or":[19,53],"MPSoCs)":[20,189],"architectures.":[21],"NoCs":[22],"face":[23],"communication":[25],"scalability":[26],"challenge":[27],"while":[28],"meeting":[29],"tight":[30],"power,":[31],"area,":[32,164],"and":[33,124,160,165,186],"latency":[34],"constraints.":[35],"Designers":[36],"must":[37],"address":[38],"new":[39],"challenges":[40],"that":[41,78],"were":[42],"not":[43],"present":[44],"before.":[45],"Defective":[46],"components,":[47],"enhancement":[49],"application-level":[51],"parallelism,":[52],"power-aware":[54],"techniques":[55],"may":[56],"break":[57],"topology":[58,83],"regularity,":[59],"thus,":[60],"efficient":[61,75],"routing":[62,72,91,107,122],"becomes":[63],"challenge.":[65],"This":[66,146],"paper":[67],"presents":[68],"universal":[69],"logic-based":[70,76],"distributed":[71],"(uLBDR),":[73],"an":[74],"mechanism":[77,142],"adapts":[79],"to":[80,139],"any":[81],"irregular":[82],"derived":[84],"from":[85,129],"2-D":[86],"meshes,":[87],"instead":[88],"using":[90],"tables.":[92],"uLBDR":[93,115,141],"requires":[94],"small":[96,150],"set":[97],"configuration":[99],"bits,":[100],"thus":[101,153],"being":[102],"more":[103],"practical":[104],"than":[105],"large":[106],"tables":[108],"implemented":[109],"in":[110],"memories.":[111],"Several":[112],"implementations":[113],"are":[116,168],"presented":[117],"highlighting":[118,171],"tradeoff":[120,156],"between":[121,157],"cost":[123],"coverage.":[125,145],"alternatives":[127],"span":[128],"previously":[131],"proposed":[132],"LBDR":[133],"approach":[134],"(with":[135],"30%":[136],"coverage)":[138],"achieving":[143],"full":[144],"comes":[147],"performance":[151],"cost,":[152],"exhibiting":[154],"fault":[158],"tolerance":[159],"performance.":[161],"Power":[162],"consumption,":[163],"delay":[166],"estimates":[167],"also":[169],"provided":[170],"efficiency":[173],"mechanism.":[176],"To":[177],"do":[178],"this,":[179],"different":[180],"router":[181],"models":[182],"(one":[183],"for":[184,188],"CMPs":[185],"one":[187],"have":[190],"been":[191],"designed":[192],"proof":[195],"concept.":[196]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":7}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2016-06-24T00:00:00"}