{"id":"https://openalex.org/W2132340548","doi":"https://doi.org/10.1109/tcad.2011.2113690","title":"An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement","display_name":"An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement","publication_year":2011,"publication_date":"2011-05-17","ids":{"openalex":"https://openalex.org/W2132340548","doi":"https://doi.org/10.1109/tcad.2011.2113690","mag":"2132340548"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2011.2113690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2113690","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028476747","display_name":"Tong-Yu Hsieh","orcid":"https://orcid.org/0000-0002-7954-5569"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tong-Yu Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110173607","display_name":"Melvin A. Breuer","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Melvin A. Breuer","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng., Uni versity of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Uni versity of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028476747"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.7555,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74217258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":"6","first_page":"930","last_page":"934"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.6417315602302551},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6192288994789124},{"id":"https://openalex.org/keywords/grading","display_name":"Grading (engineering)","score":0.5292949676513672},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.516530454158783},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4422546625137329},{"id":"https://openalex.org/keywords/type-i-and-type-ii-errors","display_name":"Type I and type II errors","score":0.43814605474472046},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42631879448890686},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.41406404972076416},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3531913757324219},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33866938948631287},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.33618271350860596},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14022260904312134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09323471784591675},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06444346904754639}],"concepts":[{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.6417315602302551},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6192288994789124},{"id":"https://openalex.org/C2777286243","wikidata":"https://www.wikidata.org/wiki/Q5591926","display_name":"Grading (engineering)","level":2,"score":0.5292949676513672},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.516530454158783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4422546625137329},{"id":"https://openalex.org/C40696583","wikidata":"https://www.wikidata.org/wiki/Q989120","display_name":"Type I and type II errors","level":2,"score":0.43814605474472046},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42631879448890686},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.41406404972076416},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3531913757324219},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33866938948631287},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.33618271350860596},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14022260904312134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09323471784591675},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06444346904754639},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2011.2113690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2011.2113690","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1977432623","https://openalex.org/W2099971661","https://openalex.org/W2100110579","https://openalex.org/W2110346044","https://openalex.org/W2113627024","https://openalex.org/W2135856491","https://openalex.org/W2142688241","https://openalex.org/W2144869312","https://openalex.org/W2153841776","https://openalex.org/W2164241781","https://openalex.org/W2166814699","https://openalex.org/W3140075805","https://openalex.org/W6682840539"],"related_works":["https://openalex.org/W3007549562","https://openalex.org/W2152605104","https://openalex.org/W1967710610","https://openalex.org/W1994111942","https://openalex.org/W1434188134","https://openalex.org/W4214917765","https://openalex.org/W4214815066","https://openalex.org/W2613374797","https://openalex.org/W2109864180","https://openalex.org/W4366732773"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,53,123,130],"novel":[4],"error-tolerance-based":[5],"test":[6,45,56,96,138],"methodology":[7],"to":[8,13,20,36,49,52,75,112,128,159],"grade":[9],"defective":[10],"chips":[11],"according":[12],"their":[14],"degree":[15],"of":[16,25,34,44,95,137,145,150],"acceptability":[17],"so":[18],"as":[19,31],"improve":[21],"the":[22,32,42,59,69,76,103,134,146],"effective":[23],"yield":[24],"chips.":[26],"We":[27,39],"employ":[28],"error":[29,61,72,84],"rate":[30,62,73,85],"attribute":[33],"error-tolerance":[35],"determine":[37],"acceptability.":[38],"show":[40,119],"that":[41,47,154],"number":[43,94,136],"patterns":[46,97,139],"need":[48],"be":[50,99,106],"applied":[51],"circuit":[54,104,147],"under":[55],"in":[57,142],"estimating":[58],"circuit's":[60,70],"is":[63,74,88,141],"highly":[64],"dependent":[65],"on":[66],"how":[67],"close":[68],"actual":[71],"given":[77],"grading":[78],"thresholds.":[79],"An":[80],"iterative":[81],"and":[82,102,132],"adaptive":[83],"estimation":[86],"technique":[87],"developed":[89],"by":[90],"which":[91],"an":[92],"appropriate":[93,110],"can":[98,105],"efficiently":[100],"determined":[101],"immediately":[107],"classified":[108],"into":[109],"grades":[111],"fit":[113],"various":[114],"application":[115],"requirements.":[116],"Experimental":[117],"results":[118],"that:":[120],"1)":[121],"only":[122],"few":[124],"iterations":[125],"are":[126,157],"required":[127],"classify":[129],"circuit,":[131],"2)":[133],"total":[135],"used":[140],"general":[143],"independent":[144],"size.":[148],"Both":[149],"these":[151,155],"observations":[152],"imply":[153],"techniques":[156],"applicable":[158],"large":[160],"circuits.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}