{"id":"https://openalex.org/W2124313952","doi":"https://doi.org/10.1109/tcad.2010.2100550","title":"Net-Aware Critical Area Extraction for Opens in VLSI Circuits Via Higher-Order Voronoi Diagrams","display_name":"Net-Aware Critical Area Extraction for Opens in VLSI Circuits Via Higher-Order Voronoi Diagrams","publication_year":2011,"publication_date":"2011-04-21","ids":{"openalex":"https://openalex.org/W2124313952","doi":"https://doi.org/10.1109/tcad.2010.2100550","mag":"2124313952"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2100550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2100550","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046472103","display_name":"Evanthia Papadopoulou","orcid":"https://orcid.org/0000-0003-0144-7384"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Evanthia Papadopoulou","raw_affiliation_strings":["Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland","Fac. of Inf., Univ. della Svizzera italiana, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, Universit\u00e0 della Svizzera italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"Fac. of Inf., Univ. della Svizzera italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5046472103"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":5.9387,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.96516526,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"30","issue":"5","first_page":"704","last_page":"717"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10996","display_name":"Computational Geometry and Mesh Generation","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voronoi-diagram","display_name":"Voronoi diagram","score":0.9644162654876709},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7098876237869263},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6188105344772339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6026365160942078},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6013365983963013},{"id":"https://openalex.org/keywords/critical-area","display_name":"Critical area","score":0.5909115076065063},{"id":"https://openalex.org/keywords/graph-theory","display_name":"Graph theory","score":0.4503638744354248},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43849167227745056},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42965325713157654},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41211003065109253},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3242287039756775},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2851143479347229},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.17939728498458862},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13949444890022278},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.11506125330924988}],"concepts":[{"id":"https://openalex.org/C24881265","wikidata":"https://www.wikidata.org/wiki/Q757267","display_name":"Voronoi diagram","level":2,"score":0.9644162654876709},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7098876237869263},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6188105344772339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6026365160942078},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6013365983963013},{"id":"https://openalex.org/C2779754485","wikidata":"https://www.wikidata.org/wiki/Q5186695","display_name":"Critical area","level":2,"score":0.5909115076065063},{"id":"https://openalex.org/C88230418","wikidata":"https://www.wikidata.org/wiki/Q131476","display_name":"Graph theory","level":2,"score":0.4503638744354248},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43849167227745056},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42965325713157654},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41211003065109253},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3242287039756775},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2851143479347229},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.17939728498458862},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13949444890022278},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.11506125330924988},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2010.2100550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2100550","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:doc.rero.ch:20110308163147-IM","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400148","display_name":"reroDoc Digital Library","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W128349191","https://openalex.org/W1535295259","https://openalex.org/W1535812334","https://openalex.org/W1874235218","https://openalex.org/W2002055996","https://openalex.org/W2042426695","https://openalex.org/W2044963087","https://openalex.org/W2045430818","https://openalex.org/W2097073532","https://openalex.org/W2097651365","https://openalex.org/W2099623686","https://openalex.org/W2104440709","https://openalex.org/W2105151956","https://openalex.org/W2109067131","https://openalex.org/W2114384355","https://openalex.org/W2114720692","https://openalex.org/W2115045277","https://openalex.org/W2116168038","https://openalex.org/W2118382442","https://openalex.org/W2123663773","https://openalex.org/W2126226073","https://openalex.org/W2129555080","https://openalex.org/W2129940463","https://openalex.org/W2135018455","https://openalex.org/W2147106466","https://openalex.org/W2149906774","https://openalex.org/W2150315173","https://openalex.org/W2151510696","https://openalex.org/W2153234773","https://openalex.org/W2155547400","https://openalex.org/W2160009442","https://openalex.org/W2202525641","https://openalex.org/W4242246215","https://openalex.org/W4285719527","https://openalex.org/W6639416532","https://openalex.org/W6682438639"],"related_works":["https://openalex.org/W3020555194","https://openalex.org/W2793256277","https://openalex.org/W2348235448","https://openalex.org/W4360958759","https://openalex.org/W2116218375","https://openalex.org/W2389906634","https://openalex.org/W2147106466","https://openalex.org/W1535295259","https://openalex.org/W2391465106","https://openalex.org/W1910384104"],"abstract_inverted_index":{"We":[0,52],"address":[1],"the":[2,17,31,37,55,83,90,95,103,124,131,144,161],"problem":[3,56,61,86,99],"of":[4,19,27,40,82,105,116,146,166],"computing":[5],"critical":[6,28,96,126,136],"area":[7,29,97,127,137],"for":[8,110,138],"open":[9,74,111],"faults":[10],"(opens)":[11],"in":[12,16,35,87,143,160],"a":[13,41,58,78,106],"circuit":[14],"layout":[15],"presence":[18,145],"multilayer":[20],"loops":[21,147],"and":[22,62,148],"redundant":[23,149],"interconnects.":[24],"The":[25,121,155],"extraction":[26,98],"is":[30],"main":[32],"computational":[33],"bottleneck":[34],"predicting":[36],"yield":[38],"loss":[39],"very":[42],"large":[43],"scale":[44],"integrated":[45],"design":[46],"due":[47],"to":[48,102,133],"random":[49],"manufacturing":[50],"defects.":[51],"first":[53],"model":[54,73],"as":[57],"geometric":[59,70,80,91],"graph":[60],"we":[63,76],"solve":[64],"it":[65],"efficiently":[66],"by":[67],"exploiting":[68],"its":[69],"nature.":[71],"To":[72],"faults,":[75,112],"formulate":[77],"new":[79],"version":[81],"classic":[84],"min-cut":[85,92],"graphs,":[88],"termed":[89],"problem.":[93],"Then":[94],"gets":[100],"reduced":[101],"construction":[104],"generalized":[107,156],"Voronoi":[108,119,125,157],"diagram":[109],"based":[113],"on":[114],"concepts":[115],"higher":[117],"order":[118],"diagrams.":[120],"approach":[122],"expands":[123],"computation":[128],"paradigm":[129],"with":[130],"ability":[132],"accurately":[134],"compute":[135],"missing":[139],"material":[140],"defects":[141],"even":[142],"interconnects":[150],"spanning":[151],"over":[152],"multiple":[153],"layers.":[154],"diagrams":[158],"used":[159],"solution":[162],"are":[163],"combinatorial":[164],"structures":[165],"independent":[167],"interest.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}