{"id":"https://openalex.org/W2167756350","doi":"https://doi.org/10.1109/tcad.2010.2097310","title":"Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits","display_name":"Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits","publication_year":2011,"publication_date":"2011-02-18","ids":{"openalex":"https://openalex.org/W2167756350","doi":"https://doi.org/10.1109/tcad.2010.2097310","mag":"2167756350"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2097310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2097310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090473338","display_name":"Mohamadreza Rostami","orcid":"https://orcid.org/0009-0005-7293-2733"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M Rostami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K Mohanram","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090473338"],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":6.0942,"has_fulltext":false,"cited_by_count":80,"citation_normalized_percentile":{"value":0.96723094,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"30","issue":"3","first_page":"337","last_page":"349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.626900315284729},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5916704535484314},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.527590811252594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5203573107719421},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.511886715888977},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.48651593923568726},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.4732775390148163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46569952368736267},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4560638666152954},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4184160828590393},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4173749089241028},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.41093310713768005},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40804800391197205},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38479000329971313},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3593248724937439},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.27372848987579346},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2562286853790283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22451937198638916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13574758172035217}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.626900315284729},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5916704535484314},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.527590811252594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5203573107719421},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.511886715888977},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.48651593923568726},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.4732775390148163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46569952368736267},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4560638666152954},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4184160828590393},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4173749089241028},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.41093310713768005},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40804800391197205},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38479000329971313},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3593248724937439},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.27372848987579346},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2562286853790283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22451937198638916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13574758172035217}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2010.2097310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2097310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:scholarship.rice.edu:1911/72088","is_oa":false,"landing_page_url":"http://hdl.handle.net/1911/72088","pdf_url":null,"source":{"id":"https://openalex.org/S4306401268","display_name":"Rice Digital Scholarship Archive (Rice University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74775410","host_organization_name":"Rice University","host_organization_lineage":["https://openalex.org/I74775410"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Journal article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1498120486","https://openalex.org/W1549870384","https://openalex.org/W1587386427","https://openalex.org/W1977413415","https://openalex.org/W2001748269","https://openalex.org/W2075658904","https://openalex.org/W2085496181","https://openalex.org/W2088115909","https://openalex.org/W2095596186","https://openalex.org/W2105407012","https://openalex.org/W2105874609","https://openalex.org/W2106371376","https://openalex.org/W2113013533","https://openalex.org/W2113770928","https://openalex.org/W2126039497","https://openalex.org/W2127587406","https://openalex.org/W2127988114","https://openalex.org/W2131487004","https://openalex.org/W2139582493","https://openalex.org/W2147673312","https://openalex.org/W2147716525","https://openalex.org/W2154009360","https://openalex.org/W2156984641","https://openalex.org/W2158161062","https://openalex.org/W2158670760","https://openalex.org/W2159023799","https://openalex.org/W2159391795","https://openalex.org/W2160580687","https://openalex.org/W2163610641","https://openalex.org/W2168096959","https://openalex.org/W2172005396","https://openalex.org/W2534881376","https://openalex.org/W2543513271","https://openalex.org/W2545873087","https://openalex.org/W3142521590","https://openalex.org/W6728929599"],"related_works":["https://openalex.org/W2109857948","https://openalex.org/W4361799621","https://openalex.org/W1017999001","https://openalex.org/W4295177619","https://openalex.org/W2791832526","https://openalex.org/W2122777464","https://openalex.org/W4226211266","https://openalex.org/W2765195743","https://openalex.org/W3165307257","https://openalex.org/W2029162371"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,34,45,96,132,135,147,166,178,185],"electrode":[4],"work-function,":[5],"oxide":[6],"thickness,":[7],"gate-source/drain":[8],"underlap,":[9],"and":[10,44,50,66,82,110,130,144,155,168,184,191],"silicon":[11],"thick":[12],"ness":[13],"optimization":[14],"required":[15],"to":[16,88],"realize":[17],"dual-V":[18],"<sub":[19,57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[20,58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sub>":[21,59],"independent-gate":[22],"FinFETs.":[23],"Optimum":[24],"values":[25],"for":[26,41,161],"these":[27],"FinFET":[28,90],"design":[29,97],"parameters":[30],"are":[31,48,138,142],"derived":[32],"using":[33,52,122,146,199],"physics-based":[35],"University":[36,148],"of":[37,98,102,134,149,187],"Florida":[38,150],"SPICE":[39],"model":[40,152],"double-gate":[42,151],"devices,":[43],"optimized":[46],"FinFETs":[47,60,201],"simulated":[49],"validated":[51],"Sentaurus":[53],"TCAD":[54],"simulations.":[55],"Dual-V":[56],"with":[61,79,106],"independent":[62],"gates":[63,78,105,137,141],"enable":[64,95],"series":[65],"parallel":[67],"merge":[68],"transformations":[69],"in":[70,86,202],"logic":[71,104],"gates,":[72,115],"realizing":[73],"compact":[74,103],"low":[75],"power":[76,109,183],"alternative":[77],"competitive":[80],"performance":[81,133],"reduced":[83],"input":[84],"capacitance":[85],"comparison":[87],"conventional":[89,113,154,196],"gates.":[91],"Furthermore,":[92],"they":[93],"also":[94],"a":[99,195],"new":[100],"class":[101],"higher":[107],"expressive":[108],"flexibility":[111],"than":[112],"CMOS":[114],"e.g.,":[116],"implementing":[117],"12":[118],"unique":[119],"Boolean":[120],"functions":[121],"only":[123],"four":[124],"transistors.":[125],"Circuit":[126],"designs":[127],"that":[128,172],"balance":[129],"improve":[131],"novel":[136],"described.":[139],"The":[140],"designed":[143,198],"calibrated":[145],"into":[153],"enhanced":[156,179],"technology":[157],"libraries.":[158],"Synthesis":[159],"results":[160],"16":[162],"benchmark":[163],"circuits":[164],"from":[165],"ISCAS":[167],"OpenSPARC":[169],"suites":[170],"indicate":[171],"on":[173],"average":[174],"at":[175],"2":[176],"GHz,":[177],"library":[180,197],"reduces":[181],"total":[182],"number":[186],"fins":[188],"by":[189],"36%":[190],"37%,":[192],"respectively,":[193],"over":[194],"shorted-gate":[200],"32":[203],"nm":[204],"technology.":[205]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}