{"id":"https://openalex.org/W2112806515","doi":"https://doi.org/10.1109/tcad.2010.2081870","title":"Binning Optimization for Transparently-Latched Circuits","display_name":"Binning Optimization for Transparently-Latched Circuits","publication_year":2011,"publication_date":"2011-01-17","ids":{"openalex":"https://openalex.org/W2112806515","doi":"https://doi.org/10.1109/tcad.2010.2081870","mag":"2112806515"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2081870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2081870","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068590900","display_name":"Min Gong","orcid":"https://orcid.org/0000-0001-9365-8458"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Gong","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052779900","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0002-0869-3038"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114911316","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-9428-1960"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Li","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062927280","display_name":"Jun Tao","orcid":"https://orcid.org/0000-0001-8742-687X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Tao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Microelectronics Department, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4637,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71841194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":"2","first_page":"270","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6452434659004211},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.469360888004303},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39920467138290405},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19648346304893494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6452434659004211},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.469360888004303},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39920467138290405},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19648346304893494}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2081870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2081870","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W342309696","https://openalex.org/W1479813523","https://openalex.org/W1538934584","https://openalex.org/W1952815481","https://openalex.org/W1966460777","https://openalex.org/W1978744409","https://openalex.org/W1983093080","https://openalex.org/W2028145673","https://openalex.org/W2035894108","https://openalex.org/W2046245205","https://openalex.org/W2047222183","https://openalex.org/W2065183790","https://openalex.org/W2065954102","https://openalex.org/W2077460498","https://openalex.org/W2099989103","https://openalex.org/W2103455761","https://openalex.org/W2110216183","https://openalex.org/W2112662324","https://openalex.org/W2113557950","https://openalex.org/W2115674461","https://openalex.org/W2117648153","https://openalex.org/W2132844001","https://openalex.org/W2136092716","https://openalex.org/W2142213725","https://openalex.org/W2143591652","https://openalex.org/W2144673168","https://openalex.org/W2150050550","https://openalex.org/W2158812231","https://openalex.org/W2161288243","https://openalex.org/W2163262735","https://openalex.org/W2165566124","https://openalex.org/W2167253897","https://openalex.org/W2180470884","https://openalex.org/W3144534410","https://openalex.org/W3151924457","https://openalex.org/W4238424602","https://openalex.org/W4246458327","https://openalex.org/W6628735384","https://openalex.org/W6641884055","https://openalex.org/W6666921160","https://openalex.org/W6676076879","https://openalex.org/W6679542785","https://openalex.org/W6681431093","https://openalex.org/W6682202938"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857"],"abstract_inverted_index":{"With":[0],"increasing":[1],"process":[2],"variation,":[3],"binning":[4,36,195],"has":[5],"become":[6],"an":[7,151,238],"important":[8],"technique":[9],"to":[10,48,68,129,146,161,167,182,191],"improve":[11],"the":[12,35,41,50,53,70,75,92,98,120,134,138,163,169,184,193,203,223,233,250],"values":[13],"of":[14,74,154,187,225,240,244],"fabricated":[15],"chips,":[16],"especially":[17],"in":[18,119,215,246],"high":[19],"performance":[20],"microprocessors":[21],"where":[22],"transparent":[23],"latches":[24],"are":[25],"widely":[26],"used.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"formulate":[32],"and":[33,44,137,242],"solve":[34],"optimization":[37],"problem":[38,61,118],"that":[39,232],"decides":[40],"bin":[42],"boundaries":[43],"their":[45],"testing":[46,165],"order":[47,166],"maximize":[49,130],"profit":[51,131,213],"(considering":[52],"test":[54,139,170],"cost)":[55],"for":[56],"a":[57,78,114,124,177],"transparently-latched":[58,76],"circuit.":[59],"The":[60,102,228],"is":[62,86,89,110,127,159,180],"decomposed":[63],"into":[64],"four":[65],"sub-problems.":[66],"First,":[67],"compute":[69],"clock":[71,104],"period":[72,105],"distribution":[73],"circuit,":[77],"sample-based":[79],"statistical":[80],"static":[81],"timing":[82],"analysis":[83],"(SSTA)":[84],"approach":[85,179],"developed":[87],"which":[88,189],"based":[90,172],"on":[91,106,173,201],"generalized":[93],"stochastic":[94],"collocation":[95],"method":[96,126,236],"with":[97,197,207,219,249],"sparse":[99],"grid":[100],"technique.":[101],"minimal":[103,115],"each":[107,144],"sample":[108],"point":[109],"found":[111],"by":[112,141],"solving":[113],"cycle":[116],"ratio":[117],"constraint":[121],"graph.":[122],"Second,":[123],"greedy":[125],"proposed":[128,234],"considering":[132],"both":[133],"sales":[135],"revenue":[136],"cost":[140],"iteratively":[142],"assigning":[143],"boundary":[145],"its":[147],"optimal":[148,152,164,185],"position.":[149],"Third,":[150],"algorithm":[153],"O(n":[155],"log":[156],"n)":[157],"runtime":[158],"used":[160],"generate":[162],"minimize":[168],"cost,":[171],"alphabetic":[174],"tree.":[175],"Last,":[176],"simple":[178],"presented":[181],"decide":[183],"number":[186],"bins,":[188],"helps":[190],"complete":[192],"whole":[194],"scheme":[196],"maximal":[198],"profit.":[199],"Experiments":[200],"all":[202],"ISCAS'89":[204],"sequential":[205],"benchmarks":[206],"65":[208],"nm":[209],"technology":[210],"show":[211],"10.68%":[212],"improvement":[214],"average.":[216],"Some":[217],"comparisons":[218],"other":[220],"methods":[221],"suggest":[222],"advantage":[224],"our":[226],"method.":[227],"results":[229],"also":[230],"demonstrate":[231],"SSTA":[235],"achieves":[237],"error":[239],"0.70%":[241],"speedup":[243],"110X":[245],"average":[247],"compared":[248],"Monte":[251],"Carlo":[252],"simulation.":[253]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}