{"id":"https://openalex.org/W2109654560","doi":"https://doi.org/10.1109/tcad.2010.2081750","title":"A Fast Analog Circuit Analysis Algorithm for Design Modification and Verification","display_name":"A Fast Analog Circuit Analysis Algorithm for Design Modification and Verification","publication_year":2011,"publication_date":"2011-01-17","ids":{"openalex":"https://openalex.org/W2109654560","doi":"https://doi.org/10.1109/tcad.2010.2081750","mag":"2109654560"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2081750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2081750","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113693343","display_name":"Tracey Y. Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I197809005","display_name":"University of Campania \"Luigi Vanvitelli\"","ror":"https://ror.org/02kqnpp86","country_code":"IT","type":"education","lineage":["https://openalex.org/I197809005"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Tracey Y. Zhou","raw_affiliation_strings":["[Department of Industrial and Information Engineering, Second University of Naples, Aversa, Italy]"],"affiliations":[{"raw_affiliation_string":"[Department of Industrial and Information Engineering, Second University of Naples, Aversa, Italy]","institution_ids":["https://openalex.org/I197809005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103274281","display_name":"Hang Liu","orcid":"https://orcid.org/0000-0002-5518-9379"},"institutions":[{"id":"https://openalex.org/I197809005","display_name":"University of Campania \"Luigi Vanvitelli\"","ror":"https://ror.org/02kqnpp86","country_code":"IT","type":"education","lineage":["https://openalex.org/I197809005"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Hang Liu","raw_affiliation_strings":["[Department of Industrial and Information Engineering, Second University of Naples, Aversa, Italy]"],"affiliations":[{"raw_affiliation_string":"[Department of Industrial and Information Engineering, Second University of Naples, Aversa, Italy]","institution_ids":["https://openalex.org/I197809005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Department of Chemistry, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Chemistry, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048646582","display_name":"Tuna B. Tar\u0131m","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Tuna Tarim","raw_affiliation_strings":["Department of Chemistry, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Chemistry, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113693343"],"corresponding_institution_ids":["https://openalex.org/I197809005"],"apc_list":null,"apc_paid":null,"fwci":1.0598,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.80156869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"30","issue":"2","first_page":"308","last_page":"313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6937350034713745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6565610766410828},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.6221315860748291},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.6202667355537415},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5982968211174011},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5499876141548157},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.5033068060874939},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.5010626316070557},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4851875901222229},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.482791543006897},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4804824888706207},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47619426250457764},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4709682762622833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4030296206474304},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17219197750091553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15757271647453308},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15339899063110352},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1387118399143219},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.06635364890098572}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6937350034713745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6565610766410828},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.6221315860748291},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.6202667355537415},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5982968211174011},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5499876141548157},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.5033068060874939},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.5010626316070557},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4851875901222229},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.482791543006897},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4804824888706207},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47619426250457764},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4709682762622833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4030296206474304},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17219197750091553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15757271647453308},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15339899063110352},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1387118399143219},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.06635364890098572},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2081750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2081750","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1510052597","https://openalex.org/W2100022518","https://openalex.org/W2105737698","https://openalex.org/W2121156223","https://openalex.org/W2122156639","https://openalex.org/W2158740077","https://openalex.org/W2161359911","https://openalex.org/W2165961247"],"related_works":["https://openalex.org/W2517340991","https://openalex.org/W2366072341","https://openalex.org/W2375888161","https://openalex.org/W2375248671","https://openalex.org/W2543630332","https://openalex.org/W2126223847","https://openalex.org/W2391157593","https://openalex.org/W4248234938","https://openalex.org/W1995759967","https://openalex.org/W2121156223"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"fast":[4],"analog":[5],"circuit":[6,11,27,33,51,70],"analysis":[7,34],"algorithm,":[8],"fundamental":[9],"circuit-based":[10],"analysis,":[12],"for":[13],"circuits":[14],"being":[15],"repeatedly":[16],"modified":[17],"and":[18,49],"verified":[19],"in":[20],"product":[21],"development.":[22],"The":[23,40,59],"algorithm":[24,41,64],"reuses":[25],"previous":[26],"simulation":[28,37,71,82],"result":[29],"on":[30,47],"successive":[31],"changed":[32],"to":[35,73],"achieve":[36],"operation":[38],"reduction.":[39],"is":[42],"implemented":[43],"with":[44,53],"SPICE":[45],"simulator":[46],"linear":[48],"nonlinear":[50],"applications":[52],"the":[54,63,66,69,80],"proposed":[55],"device":[56],"delta":[57],"models.":[58],"experiments":[60],"show":[61],"that":[62],"increases":[65],"speed":[67],"of":[68],"five":[72],"ten":[74],"times":[75],"over":[76],"directly":[77],"simulations":[78],"under":[79],"same":[81],"accuracy.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}