{"id":"https://openalex.org/W1985878162","doi":"https://doi.org/10.1109/tcad.2010.2079990","title":"Simultaneous Layout Migration and Decomposition for Double Patterning Technology","display_name":"Simultaneous Layout Migration and Decomposition for Double Patterning Technology","publication_year":2011,"publication_date":"2011-01-17","ids":{"openalex":"https://openalex.org/W1985878162","doi":"https://doi.org/10.1109/tcad.2010.2079990","mag":"1985878162"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2079990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2079990","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102088315","display_name":"Chin-Hsiung Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Hsiung Hsu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032310568","display_name":"Sani Nassif","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sani Richard Nassif","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX, USA","IBM Austin Research Laboratories, Austin, TX, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratories, Austin, TX, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.2436,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92062317,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"30","issue":"2","first_page":"284","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.6561153531074524},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.6274343729019165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5802475214004517},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.56395024061203},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5435913801193237},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.5302554965019226},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.482331246137619},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.46559345722198486},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.45707470178604126},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4565034806728363},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4500355124473572},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.44674739241600037},{"id":"https://openalex.org/keywords/multiple-patterning","display_name":"Multiple patterning","score":0.44249510765075684},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.412739098072052},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40337705612182617},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3801097869873047},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2518870234489441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1605094075202942},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1516459882259369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.0825052261352539}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.6561153531074524},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.6274343729019165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5802475214004517},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.56395024061203},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5435913801193237},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.5302554965019226},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.482331246137619},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.46559345722198486},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.45707470178604126},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4565034806728363},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4500355124473572},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.44674739241600037},{"id":"https://openalex.org/C177409738","wikidata":"https://www.wikidata.org/wiki/Q1917460","display_name":"Multiple patterning","level":4,"score":0.44249510765075684},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.412739098072052},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40337705612182617},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3801097869873047},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2518870234489441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1605094075202942},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1516459882259369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0825052261352539},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C53524968","wikidata":"https://www.wikidata.org/wiki/Q7315582","display_name":"Resist","level":3,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2079990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2079990","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1525605957","https://openalex.org/W1990184359","https://openalex.org/W1992273002","https://openalex.org/W1993874289","https://openalex.org/W1999160407","https://openalex.org/W2002330922","https://openalex.org/W2022827822","https://openalex.org/W2032674353","https://openalex.org/W2065791406","https://openalex.org/W2073980468","https://openalex.org/W2090972413","https://openalex.org/W2094370252","https://openalex.org/W2099440364","https://openalex.org/W2108352706","https://openalex.org/W2117541478","https://openalex.org/W2153245554","https://openalex.org/W2156916628","https://openalex.org/W2175772671","https://openalex.org/W2180401697","https://openalex.org/W3149318025","https://openalex.org/W4235430352","https://openalex.org/W4254507470","https://openalex.org/W4254569978","https://openalex.org/W6647904913","https://openalex.org/W6648342409","https://openalex.org/W6666727119","https://openalex.org/W6673376693","https://openalex.org/W6673907574","https://openalex.org/W6677715850","https://openalex.org/W6683094081"],"related_works":["https://openalex.org/W1520032252","https://openalex.org/W2575916813","https://openalex.org/W2621496481","https://openalex.org/W2403265952","https://openalex.org/W1993189065","https://openalex.org/W2023303593","https://openalex.org/W3146205511","https://openalex.org/W2005047684","https://openalex.org/W2109413979","https://openalex.org/W2165817382"],"abstract_inverted_index":{"Double":[0],"patterning":[1,32],"technology":[2],"(DPT)":[3],"and":[4,28,56,68,72,87,128,162,188,220],"layout":[5,24,54,160,186,191,199],"migration":[6,55],"(LM)":[7],"are":[8],"two":[9,26],"closely":[10],"related":[11],"problems":[12],"on":[13,152],"design":[14,165],"for":[15,51,117,243],"manufacturability":[16],"in":[17,48],"the":[18,45,49,52,81,100,106,118,123,126,133,149,153,159,195,210,215,221,227,241,244],"nanometer":[19],"era.":[20],"DPT":[21,108,134,150,222],"decomposes":[22],"a":[23,64,85,113,233],"into":[25],"masks":[27],"applies":[29,74],"double":[30],"exposure":[31],"to":[33,80,83,98,121,142,168,232,252],"increase":[34],"pitch":[35],"size":[36],"and,":[37],"thus,":[38],"printability.":[39],"In":[40,136,204],"this":[41,156],"paper,":[42],"we":[43,138],"present":[44,92,112,139],"first":[46,62],"algorithm":[47,61],"literature":[50],"simultaneous":[53],"decomposition":[57,200],"(SMD)":[58],"problem.":[59],"Our":[60],"constructs":[63],"potential":[65],"conflict":[66],"graph":[67],"DPT-aware":[69,115,144],"constraint":[70],"graphs,":[71],"then":[73],"integer":[75],"linear":[76],"programming":[77],"(ILP)":[78],"corresponding":[79],"graphs":[82],"obtain":[84],"decomposed":[86],"migrated":[88,129,181],"layout.":[89],"We":[90,110],"further":[91],"an":[93,140],"effective":[94],"graph-based":[95],"reduction":[96,207],"technique":[97,157,208],"prune":[99],"ILP":[101,211,216,229],"solution":[102],"space,":[103],"which":[104],"maintains":[105],"same":[107],"conflicts.":[109],"also":[111],"new":[114],"objective":[116],"SMD":[119],"problem":[120],"minimize":[122],"difference":[124],"between":[125],"original":[127],"layouts":[130,182],"while":[131],"considering":[132,148],"effects.":[135],"addition,":[137],"approach":[141],"generate":[143,179],"standard":[145],"cells":[146],"by":[147,202,213,218,224],"effects":[151],"cell":[154],"boundaries;":[155],"improves":[158],"printability":[161],"facilitates":[163],"electronic":[164],"automation":[166],"tools":[167],"consider":[169],"DPT.":[170],"Experimental":[171],"results":[172],"show":[173],"that":[174],"our":[175,206],"algorithms":[176],"can":[177,239],"effectively":[178],"conflict-free":[180],"with":[183,194],"11%":[184],"smaller":[185,190],"areas":[187],"21%":[189],"changes,":[192],"compared":[193],"traditional":[196],"method":[197],"of":[198],"followed":[201],"LM.":[203],"particular,":[205],"reduces":[209],"variables":[212],"45.7%,":[214],"constraints":[217],"58.5%,":[219],"edges":[223],"79.9%":[225],"over":[226],"basic":[228],"formulation,":[230],"leading":[231],"substantial":[234],"speedup.":[235],"For":[236],"example,":[237],"it":[238],"reduce":[240],"runtimes":[242],"test":[245],"cases":[246],"from":[247],"more":[248],"than":[249],"one":[250],"day":[251],"only":[253],"seconds.":[254]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}