{"id":"https://openalex.org/W2034729118","doi":"https://doi.org/10.1109/tcad.2010.2079390","title":"Floorplanning for Partially Reconfigurable FPGAs","display_name":"Floorplanning for Partially Reconfigurable FPGAs","publication_year":2010,"publication_date":"2010-12-22","ids":{"openalex":"https://openalex.org/W2034729118","doi":"https://doi.org/10.1109/tcad.2010.2079390","mag":"2034729118"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2010.2079390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2079390","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106232660","display_name":"P. Banerjee","orcid":"https://orcid.org/0009-0005-3184-6871"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P Banerjee","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, Kolkata, India","Department of Computer Science & Engineering, University of Calcutta, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003439188","display_name":"Megha Sangtani","orcid":null},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M Sangtani","raw_affiliation_strings":["NVIDIA Graphics Private Limited, Pune, India","nVIDIA Graphics Pvt. Ltd., Pune, India"],"affiliations":[{"raw_affiliation_string":"NVIDIA Graphics Private Limited, Pune, India","institution_ids":["https://openalex.org/I1304085615"]},{"raw_affiliation_string":"nVIDIA Graphics Pvt. Ltd., Pune, India","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021904459","display_name":"Susmita Sur\u2010Kolay","orcid":"https://orcid.org/0000-0002-2052-3779"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Sur-Kolay","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","Adv. Comput. & Microelectron.Unit, Indian Stat. Inst., Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]},{"raw_affiliation_string":"Adv. Comput. & Microelectron.Unit, Indian Stat. Inst., Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5106232660"],"corresponding_institution_ids":["https://openalex.org/I106542073"],"apc_list":null,"apc_paid":null,"fwci":3.4637,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.92673398,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"30","issue":"1","first_page":"8","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9178858995437622},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8590011596679688},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8330307006835938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6975117325782776},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6930529475212097},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6122453808784485},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.590180516242981},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48165833950042725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42543530464172363},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4189183712005615}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9178858995437622},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8590011596679688},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8330307006835938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6975117325782776},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6930529475212097},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6122453808784485},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.590180516242981},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48165833950042725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42543530464172363},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4189183712005615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2010.2079390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2010.2079390","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1568614804","https://openalex.org/W1605203071","https://openalex.org/W1833016444","https://openalex.org/W2045443140","https://openalex.org/W2078174680","https://openalex.org/W2079543149","https://openalex.org/W2102673224","https://openalex.org/W2120785033","https://openalex.org/W2159696955","https://openalex.org/W2166036762","https://openalex.org/W2180598069","https://openalex.org/W4213060235"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2350308400","https://openalex.org/W2030503305","https://openalex.org/W3080620120","https://openalex.org/W2129047123","https://openalex.org/W1964654856"],"abstract_inverted_index":{"Partial":[0],"reconfiguration":[1,55,137],"on":[2],"heterogeneous":[3,94],"field-programmable":[4],"gate":[5],"arrays":[6],"with":[7,126],"millions":[8],"of":[9,14,18,28,36,41,52,66,97,129],"gates":[10],"yields":[11],"better":[12],"utilization":[13],"its":[15],"different":[16],"types":[17],"resources":[19],"by":[20,60],"swapping":[21],"in":[22,100],"and":[23,64,105,132],"out":[24],"the":[25,62,85,93,106,119,135],"appropriate":[26],"modules":[27,67,87,99,131],"one":[29],"or":[30],"more":[31],"applications":[32],"at":[33],"any":[34],"instant":[35],"time.":[37],"Given":[38],"a":[39,50,74],"schedule":[40],"sub-task":[42],"instances":[43,90,112],"where":[44],"each":[45,101],"instance":[46,102],"is":[47,113],"specified":[48],"as":[49],"netlist":[51],"active":[53],"modules,":[54],"overhead":[56],"can":[57],"be":[58],"reduced":[59],"fixing":[61],"position":[63],"shapes":[65],"common":[68,86,130],"across":[69,88],"all":[70,89,98,111],"instances.":[71],"We":[72],"propose":[73],"global":[75],"floorplan":[76],"generation":[77],"method":[78],"PartialHeteroFP":[79,121],"to":[80],"obtain":[81],"same":[82],"positions":[83],"for":[84],"such":[91],"that":[92,118],"resource":[95],"requirements":[96],"are":[103],"satisfied,":[104],"total":[107],"half-perimeter":[108],"wirelength":[109],"over":[110],"minimal.":[114],"Experimental":[115],"results":[116],"establish":[117],"proposed":[120],"produces":[122],"floorplans":[123],"very":[124],"fast,":[125],"100%":[127],"match":[128],"thereby":[133],"minimizing":[134],"partial":[136],"overhead.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}